#### Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors

John M. Mellor-Crummey and Michael L. Scott

Presented by Charles Lehner and Matt Graichen

## Hardware: BBN Butterfly

- shared-memory multiprocessor supporting up to 256 processor nodes
- each node contains an 8 MHz MC68000 and supports one to four MB of memory
- local memory access is direct
- $\circ\;$  remote memory access is done via a  $\log_4\text{-depth}$  butterfly network
- supports two 16-bit atomic operations
  - O fetch\_and\_clear\_then\_add
  - O fetch\_and\_clear\_then\_xor



# Hardware: Sequent Symmetry

- shared-bus multiprocessor supporting up to 30 processor nodes
- each processor node contains a 16 MHz Intel 80386 processor with 64 KB of two-way set-associative cache
- $\circ~$  cache coherence achieved via snooping the shared-bus
- $\circ~$  supports 1, 2, and 4 byte atomic fetch\_and\_ $\phi~$  operations
  - no genuine return value (operations only set condition codes)



# Spin Locks: Evaluation Criteria

- o scalability and induced network load
- single-processor latency
- space requirements
- o fairness/sensitivity to preemption
- $\circ$  implementability with given atomic operations





- single processor latency
- ∘ space efficiency
- scales very well (only with exp. backoff!)
- $\circ$  Cons
  - o no guarantee of fairness
- Required Atomic Operations
  - $\circ$  test\_and\_set

### Spin Locks: ticket lock



## Spin Locks: ticket lock

Pros

- single processor latency
- o space efficiency
- o scales very well (only with prop. backoff!)
- Cons
  - all processes spin on one shared variable
- Required Atomic Operations
  - fetch\_and\_increment

# Spin Locks: array-based queueing locks (Anderson's)

type lock = record

# Spin Locks: array-based queueing locks (Anderson's)

# Spin Locks: array-based queueing locks (Anderson's)



## Spin Locks: array-based queueing locks

- Pros
  - each processor spins on a different location (memory module and/or separate cache line)
  - guaranteed FIFO order of lock acquisition
- $\circ$  Cons
  - worse single processor latency with respect to the other proposed lock algorithms
  - requires O(P) space where P is the number of processors

| Spin Locks: MCS Lock           | Spin Locks: MCS Lock  |  |  |
|--------------------------------|---|--|--|
| <pre>type qnode = record</pre> | <pre>procedure release_lock (L : ^lock, I : ^qnode)     if I-&gt;next = nil</pre> |  |  |





#### • Pros

- o processors spins on locally-accessible flag variables only
- o only O(1) network transactions per lock acquisition
- o requires only a small constant amount of space per lock
- o guaranteed FIFO order of lock acquisition

• Cons

 worse single processor latency with respect to the other proposed lock algorithms





## Spin Locks: Perf. on the Butterfly (Increase in Network Latency)

|        |                                | Increase in<br>Network Latency |           |         |
|--------|--------------------------------|--------------------------------|-----------|---------|
|        | Busy-wait Lock                 |                                |           |         |
|        | Measuree                       |                                | d From    |         |
|        |                                | Lock Node                      | Idle Node |         |
|        | test_and_set                   | 1420%                          | 96%       |         |
|        | test_and_set w/ linear backoff | 882%                           | 67%       |         |
|        | test_and_set w/ exp. backoff   | 32%                            | 4%        |         |
|        | ticket                         | 992%                           | 97%       |         |
| h      | ticket w/ prop. backoff        | 53%                            | 8%        |         |
| on the | Anderson                       | 75%                            | 67%       | it lock |
|        | MCS                            | 4%                             | 2%        |         |



#### **Barriers: Evaluation Criteria**

- length of critical path
- o total number of network transactions
- space requirements
- implementability with given atomic operations

#### **Barriers: centralized barriers**

- each processor:
  - o update shared variable on arrival
  - poll the shared variable to check when all have arrived
- o problem: consecutive barriers could be skipped
- solution: sense reversal
- drawback: spinning on shared location may cause contention

#### Barriers: software combining tree barrier

- replace shared variable with tree of references
- o each processor updates the state in its leaf
- propagate state up the tree

#### **Barriers: dissemination barrier**

type flags = record

#### Barriers: "new tree-based barrier"

type treenode = record parentsense : Boolean parentpointer : ^Boolean childpointers : array [0..1] of ^Boolean havechild : array [0..3] of Boolean childnotready : array [0..3] of Boolean dummy : Boolean // pseudo-data // nodes[vpid] allocated in shared memory (locally accessible to processor vpid) shared nodes : array [0..P-1] of treenode processor private vpid : integer // unique virtual processor index processor private sense : Boolean // initial state for processor i // for node[i]: havechild[j] = true if 4\*i+j < P; otherwise false 11 11 parentpointer = &nodes[floor((i-1)/4].childnotready[(i-1) mod 4] parencyclicer = anddes[120i(12\*2)/w].childholt edug[12\*1) mod w] or &dummy if i = 0 childpointers[0] = &nodes[2\*i+1].parentsense, or &dummy if 2\*i+2 >= P childpointers[1] = &nodes[2\*i+2].parentsense, or &dummy if 2\*i+2 >= P 11 11 11 initially childnotready = havechild and parentsense = false

#### Barriers: "new tree-based barrier"

procedure tree\_barrier
with nodes(vpid) do
repeat until childnotready = {false, false, false, false}
childnotready := havechild // prepare for the next barrier
parentpointer^ := false // let parent know I'm ready
// if not the root node, wait until my parent signals wakeup
if vpid != 0
repeat until parentsense = sense
// signal children in wakeup tree
childpointers[1]^ := sense
sense := not sense







#### Barriers: "new tree-based barrier"

- $\circ$  Pros
  - o spins on locally-accessible flags only
  - requires only O(P) space for P processors
  - performs minimum number of network transactions on machines without broadcast (2P - 2)
  - $\circ~$  performs O(log P) network transactions on critical path
- $\circ$  Cons
  - useless optimizations for cache coherent, UMA machines like the Symmetry







# **Questions?**

# Image Sources

Scott, Michael L; Mellor-Crummey, John M. Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors. ACM Trans. on Computer Systems. 1991

"CSC/ECE 506 Spring 2010/ch 12 PP." - PG\_Wiki. N.p., n.d. Web. 01 Feb. 2015.