

Digital Circuits

CSC-173 Lecture
Tuesday, 11/27/2001

Athanasios E. Papathanasiou
Computer Science Department
University of Rochester

Circuit Design

- **Gate:**

- Basic electronic device.
- Computes a Boolean function.




- AND, OR, NOT, NAND:
 - ✓ Easy to implement.
 - ✓ Any number of inputs.
 - ✓ Used in practice.

Circuit Design

- **Circuit:**

- A combination of gates
 - ✓ Output of some gates are the input of others.
- Has one or more inputs:
 - ✓ These are inputs to the gates in the circuit.
- May have one or more outputs.



3-input NAND:
• Two 2-input AND.
• One Inverter.

Combinational & Sequential Circuits

- **Combinational:**

- **Output** is a **Boolean** function of **input** values.
- Are **Acyclic**:
 - ✓ No cycles between inputs of a gate and its outputs.
- **No memory**:
 - ✓ Cannot remember previous inputs or outputs.
- Example of use:
 - ✓ Decode instructions and perform arithmetic.

Combinational & Sequential Circuits (2)


- **Sequential:**

- Output depends on the **current** input values and the **previous** sequence of input values.
- Are **Cyclic**:
 - ✓ Output of a gate feeds its input at some future time.
- **Memory**:
 - ✓ Remember results of previous operations
 - ✓ Use them as inputs.
- Example of use:
 - ✓ Build registers and memory units.

Combinational Circuit: Encoder for a 7-Segment Display

- **Goal: Design a circuit...**

- With 10 inputs: $i_0, i_1, i_2, \dots, i_9$.
 - ✓ Each one corresponds to the decimal digits (0-9).
- Lights up the display segments **A, B, C, ..., G**.
 - ✓ As needed to display the digit specified by the input.
 - ✓ Total: 7 outputs.



Number 2:
• **Input $i_2 == 1$.**
• **$i_0, i_1, i_3, \dots, i_9 == 0$.**
• **Outputs:**
• **$A=B=D=E=G=1$**
• **$C=F=0$**

Encoder for a 7-Segment Display (2)

- **Boolean expression for the outputs:**

$$A = i_0 + i_2 + i_3 + i_5 + i_7 + i_8 + i_9$$

$$B = i_0 + i_1 + i_2 + i_3 + i_4 + i_7 + i_8 + i_9$$

$$C = i_0 + i_1 + i_3 + i_4 + i_5 + i_6 + i_7 + i_8 + i_9$$

$$D = i_0 + i_2 + i_3 + i_5 + i_6 + i_8$$

$$E = i_0 + i_2 + i_6 + i_8$$


$$F = i_0 + i_4 + i_5 + i_6 + i_8 + i_9$$

$$G = i_2 + i_3 + i_4 + i_5 + i_6 + i_8 + i_9$$

- **Build the circuit with 7 OR gates:**

- One for each segment of the display

Encoder for a 7-Segment Display (3)



Constraints on Circuit Design

- **Numerous constraints impact:**

- The **speed** and **cost** of a circuit.

- **Speed:**

- Every gate in a circuit introduces a small delay.
- Circuit delay depends on the number of gates between inputs and outputs.

Constraints on Circuit Design

- **Size limitations:**

- More gates lead to larger circuits.
- Large circuits are more **expensive**
 - ✓ Higher failure rate.
- And **slower**.
 - ✓ Signals must propagate from one end to the other.

- **Fan-in and Fan-out:**

- Number of inputs and outputs of a gate.
- Large fan-in makes a gate slower.

Divide and Conquer Adder

- **Already seen Ripple-Carry adder**


- **Need:**

- Adder with a smaller delay for larger words.

- **Solution:**

- Use a divide and conquer strategy.
- Use two N/2-bit adders and combine results.
- Left and right halves added in parallel.

Divide and Conquer Adder (2)



- **Carry: Not known in advance:**

- How can the adders operate in parallel?
- Compute to sums for the upper half.
 - ✓ One assuming there is a carry.
 - ✓ One assuming there is NO carry.
- Use additional circuit to select the correct sum.

Design of an N-adder

- Assume two N-bit operands: $x_1 \dots x_N$ & $y_1 \dots y_N$.
- Design N-adder that computes:
 - Sum *without* carry-in: $s_1 \dots s_N$.
 - Sum *with* carry-in: $t_1 \dots t_N$.
 - The *carry-propagate* bit, p:
 - ✓ It is 1 if there is a carry-out assuming there is carry-in.
 - The *carry-generate* bit, g:
 - ✓ It is 1 if there is a carry-out even if there is NO carry-in.
 - ✓ NOTE: if g is one then p will be one too (g implies p).
- First, build an 1-bit adder.

A 1-bit Adder

Boolean Functions

x	y	s	t	p	g
0	0	0	1	0	0
0	1	1	0	1	0
1	0	1	0	1	0
1	1	0	1	1	1

Logical Expressions


$$s = \bar{x}y + x\bar{y}$$

$$t = \bar{x}\bar{y} + xy$$

$$p = x + y$$

$$g = xy$$

A 2-bit Adder from 1-bit Adders



``FIX'' Circuit

- **Carry-propagate bit:** $p = p_H p_L + g_H$
 - If there is a carry-in p is 1 if:
 - ✓ Both the low and high order part propagate a carry ($p_H p_L$).
 - ✓ Or: The high order part generates a carry (g_H).
- **Carry-generate bit:** $g = g_H + g_L p_H$
 - If there is NO carry-in g is 1 if:
 - ✓ If the high order part generates a carry (g_H).
 - ✓ Or if there is a carry from the low part and the high part propagate that carry ($g_L p_H$).

``FIX'' Circuit (2)

- **High order sum, NO carry-in:**
 - It is: $s_2 = s_H \bar{g}_L + t_H g_L$
 - ✓ s_H if there is no carry from low order part ($\sim g_L$).
 - ✓ t_H if there is carry from low order part (g_L).
- **High order sum, with carry-in:**
 - It is: $t_2 = s_H \bar{p}_L + t_H p_L$
 - ✓ t_H if there is a carry from the low order part.
 - ✓ s_H otherwise.


Sequential Circuits for Memory Elements.

- **Memory element:**
 - A collection of gates capable of producing its last input as output.
 - They are **sequential** circuits.
 - ✓ Their behavior depends on current and past inputs.
- **Flip-flop:**
 - A 1-bit memory element.
 - Typical flip-flop:
 - ✓ Takes two inputs (load and data-in).
 - ✓ Produces one output (data-out).

Flip-Flops

- **Load==0:**
 - The circuit produces the stored value as output.
- **Load==1:**
 - The circuit stores the value **data-in** and
 - Produces it as output.

Flip-Flop Circuit



- **Load=1** \Rightarrow **A1=0** \Rightarrow **data-out=A2=data-in.**
- **Load=0** \Rightarrow **A2=0** \Rightarrow **data-out=A1**
 - Which is the previously stored value.