1. (20 points) Consider the following different styles of instructions and instruction sets:

(a) Accumulator: A single architecturally visible register implicitly identified in most instructions. This type of architecture was used in the early days of computing when hardware (real-estate/area) was precious. In addition to register space, it also reduced code space since there was no need to specify the register operand.

(b) Memory-to-memory: All three operands of each instruction are in memory.

(c) Stack: All operations occur on the top of a stack. Only push and pop access memory, and all other instructions remove their operands from the stack and replace them with the result (the x86 floating point unit uses a version of this architecture). The number of stack entries that are retained on-chip is 2 (top two entries) — accesses to other stack positions are memory references. Assume that the stack architecture has 5 instructions — push, pop, add, neg, and dup. push, pop, and add are demonstrated below. neg negates the top of the stack. dup duplicates the entry at the top of the stack.

(d) Load-store: All operations occur in registers, and register-to-register instructions have three operands per instruction. There are 16 general-purpose registers, and register specifiers are 4 bits long.

The following shows the assembly code for the C statement \( A = B + C \); (with comments separated by a #).

- Accumulator (Acc):
  
  ```
  load AddressB # Acc = Memory[AddressB] or Acc = B
  add AddressC # Acc = B + Memory[AddressC] or Acc = B + C
  store AddressA # Memory[AddressA] = Acc, or A = B + C
  ```

- Memory-to-memory:
  ```
  add AddressB, AddressC, AddressA # A = B + C
  ```

- Stack:
  ```
  push AddressC # Top=Top+4; Stack[Top] = Memory[AddressC]
  push AddressB # Top=Top+4; Stack[Top] = Memory[AddressB]
  add # Stack[Top-4]=Stack[Top]+Stack[Top-4]; Top=Top-4;
  pop AddressA # Memory[AddressA] = Stack[Top]; Top=Top-4;
  ```

- Load-store:
  ```
  load AddressB, regB # regB = Memory[AddressB]
  load AddressC, regC # regC = Memory[AddressC]
  add regB, regC, regA # regA = regB + regC
  store AddressA, regA # Memory[AddressA] = regA
  ```

You may make the following assumptions about all four instruction sets:

- The opcode is always 1 byte (8 bits).
- All memory addresses are 2 bytes (16 bits).
- All data operands are 4 bytes (32 bits).
• All instructions are an integral number of bytes in length.

For example, a register load will require four instruction bytes (one for the opcode, one for the register destination, and two for a memory address) to be fetched from memory along with four data bytes. A memory-to-memory add instruction will require seven instruction bytes (one for the opcode and two for each of the three memory addresses) to be fetched from memory and will result in 12 bytes being transferred (eight from memory to the processor and four from the processor to memory).

For the following C code, write an equivalent assembly language program in each architectural style (assume all variables are initially in memory):

\[
\begin{align*}
a &= b + c; \\
b &= a + c; \\
d &= a - b;
\end{align*}
\]

For each code sequence, calculate the instruction bytes fetched and the memory data bytes transferred (read or written). Which architecture is most efficient as measured by the code size? Which architecture is most efficient as measured by total memory bandwidth (the total memory bandwidth is the total number of instruction AND data bytes accessed)? If the answers are not the same, why are they different?

2. (20 points) Consider a fictitious 16-bit computer with registers r0–r7. Memory is word-addressable, i.e., each address refers to a 16-bit quantity (as opposed to the traditional byte-addressable memory where each byte is addressable). Instruction operands may be addressed in any of the following eight addressing modes:

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Mode</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>(r_n)</td>
<td>Register</td>
<td>(r_n)</td>
</tr>
<tr>
<td>((r_n))</td>
<td>Register indirect</td>
<td>(M[r_n])</td>
</tr>
<tr>
<td>(d(r_n))</td>
<td>Displacement</td>
<td>(M[d + r_n])</td>
</tr>
<tr>
<td>@(d(r_n))</td>
<td>Displacement indirect</td>
<td>(M[M[d + r_n]])</td>
</tr>
<tr>
<td>((r_n)+)</td>
<td>Autoincrement</td>
<td>(M[r_n]; r_n \leftarrow r_n + 1)</td>
</tr>
<tr>
<td>@((r_n)+)</td>
<td>Autoincrement indirect</td>
<td>(M[M[r_n]]; r_n \leftarrow r_n + 1)</td>
</tr>
<tr>
<td>(- (r_n))</td>
<td>Autodecrement</td>
<td>(r_n \leftarrow r_n - 1; M[r_n])</td>
</tr>
<tr>
<td>@ – ((r_n))</td>
<td>Autodecrement indirect</td>
<td>(r_n \leftarrow r_n - 1; M[M[r_n]])</td>
</tr>
</tbody>
</table>

(a) How many bits of an instruction must an operand consume? (do not count the \(d\) displacement operands.)

(b) \(r_7\) is also the program counter (PC), which during execution of an instruction points to the next instruction in sequence (assuming no change in control flow). We may therefore derive new modes by using \(r_7\) in one of the above modes. Give the appropriate addressing mode (using \(r_7\)) for each of the following:

(i) Immediate — Operand is the next word (after the currently executing instruction)

(ii) Absolute — Operand is addressed by the next word

(iii) PC-Relative — Operand is at PC + \(d\)

(iv) PC-Relative-Indirect — Operand is addressed by the word at PC + \(d\)

(c) In each of the above derived addressing modes, what must be done to take care not to execute operands?

(d) Consider the following local declarations (in C). Local variables are addressed in C using a displacement from the frame pointer (r5 in this case):

```c
int i, *pi, **ppi;
```

Provide the appropriate addressing mode for each operand (for those that can be directly addressed by an instruction on this hypothetical computer through a single addressing mode) under each of the following assumptions. You need not give the exact operand, the correct addressing mode will suffice.
(i) Nothing is in a register

\[
\begin{array}{cccccccc}
4 & i & \ast pi & \ast (pi+1) & \ast \ast ppi & \ast \ast (ppi+1) & \ast (\ast ppi+1) \\
\end{array}
\]

(ii) i, pi, and ppi are in registers

\[
\begin{array}{cccccccc}
4 & i & \ast pi & \ast (pi+1) & \ast \ast ppi & \ast \ast (ppi+1) & \ast (\ast ppi+1) \\
\end{array}
\]

3. (20 points) Problem 4.41 Part A (Bryant and O’Hallaron)

4. (20 points) You are the lead designer of a new processor. The processor design and compiler are complete. However, your manager has requested that you spend an additional 6 months to improve your system. The base system has a clock rate of 1 GHz and the following measurements have been made of the expected workload:

<table>
<thead>
<tr>
<th>Instruction class</th>
<th>CPI</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integer</td>
<td>2</td>
<td>40%</td>
</tr>
<tr>
<td>Control flow</td>
<td>3</td>
<td>25%</td>
</tr>
<tr>
<td>Floating point</td>
<td>3</td>
<td>25%</td>
</tr>
<tr>
<td>Memory</td>
<td>5</td>
<td>10%</td>
</tr>
</tbody>
</table>

The hardware team claims that in 6 months it can improve the processor design to give it a clock rate of 1.2 GHz, but with the following measurements for the same workload:

<table>
<thead>
<tr>
<th>Instruction class</th>
<th>CPI</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integer</td>
<td>2</td>
<td>40%</td>
</tr>
<tr>
<td>Control flow</td>
<td>4</td>
<td>25%</td>
</tr>
<tr>
<td>Floating point</td>
<td>3</td>
<td>25%</td>
</tr>
<tr>
<td>Memory</td>
<td>6</td>
<td>10%</td>
</tr>
</tbody>
</table>

The compiler team claims that in 6 months it will be able to improve the compiler by reducing the number of instructions of each type required relative to the base compiler.

<table>
<thead>
<tr>
<th>Instruction class</th>
<th>Percentage of instructions executed vs. base machine</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integer</td>
<td>90%</td>
</tr>
<tr>
<td>Control flow</td>
<td>90%</td>
</tr>
<tr>
<td>Floating point</td>
<td>85%</td>
</tr>
<tr>
<td>Memory</td>
<td>95%</td>
</tr>
</tbody>
</table>

You are given the choice of employing only one of these teams. Which would you choose? Your objective is to minimize the execution time of the workload, which has a total of 100 million instructions on the base machine. Explain your answer and back it up quantitatively.