

Overview of Logic Design


- Fundamental Hardware Requirements
 - Communication
 - How to get values from one place to another
 - Computation
 - Storage
- Bits are Our Friends
 - Everything expressed in terms of values 0 and 1
 - Communication
 - Low or high voltage on wire
 - Computation
 - Compute Boolean functions
 - Storage
 - Store bits of information

10/7/2020

30

30

Combinational Circuits




- Acyclic Network of Logic Gates
 - Continously responds to changes on primary inputs
 - Primary outputs become (after some delay) Boolean functions of primary inputs

31

31

Arithmetic Logic Unit



- Combinational logic
 - Continuously responding to inputs
- Control signal selects function computed
 - Corresponding to 4 arithmetic/logical operations in Y86
- Also computes values for condition codes

10/7/2020

32

32

Sequential Logic: Memory and Control

- Sequential:
 - Output depends on the **current** input values and the **previous** sequence of input values.
 - Are **Cyclic**:
 - Output of a gate feeds its input at some future time.
 - **Memory**:
 - Remember results of previous operations
 - Use them as inputs.
 - Example of use:
 - Build registers and memory units.

10/7/2020

33

33

Registers

Structure

- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal

34

34

Register Operation

State = x State = y

Input = y Output = x C Rises Output = y

C

Output *continuously* produces y after the rising edge unless you cut off power.

- Stores data bits
- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register

35

35

Clock Signal

State = x State = y

Input = y Output = x C Rises Output = y

C

- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer

36

36

Clock Signal


- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz
 - The cycle time is $1/10^9 = 1 \text{ ns}$

37

37

Register File


- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value
- How do we build a register file out of individual registers??



38

Register File Read


- Continuously read a register independent of the clock signal



39

Register File Write

- Only write the a specific register when the clock rises. How??



40

Decoder


W1	W0				
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$C0 = !W1 \ \& \ !W0$
 $C1 = !W1 \ \& \ W0$
 $C2 = W1 \ \& \ !W0$
 $C3 = W1 \ \& \ W0$

W0- -C0
W1- -C1
-C2
-C3

41


Register File Write



- This implementation can read 1 register and write 1 register at the same time: 1 read port and 1

42


Multi-Port Register File



- What if we want to read multiple registers at the same time?
- This register file has 2 read ports and 1 write port. How many ports do we actually need?

43


Multi-Port Register File



- Is this correct? What if we don't want to write anything?

44

Register File




- Stores multiple registers of data
 - Address input specifies which register to read or write
- Register file is a form of **Random-Access Memory (RAM)**
- **Multiple Ports:** Can read and/or write multiple words in one cycle. Each port has separate address and data input/output

45

Breakout

- What does this circuit compute? How many 2-input NAND gates will you need?





10/7/2020

46

46

Half and Full Adders




By: Introduction - Data and, Paolo D'Amico, Mike D'Amico, EdMurray, and Tommi Virtanen ©2018

47

47

Ripple Carry and Lookahead Adders

- Ripple Carry Adder
 - Time?





- Carry Lookahead Adder
 - Generate carries in parallel
 - Logarithmic versus linear time

10/7/2020

48

48

Multiplexer




Aside: The number of inputs of a gate (fan-in) and the number of outputs of a gate (fan-out) will affect the gate delay

49

49

Building Blocks

- Combinational Logic
 - Compute Boolean functions of inputs
 - Continuously respond to input changes
 - Operate on data and implement control
- Storage Elements
 - Store bits
 - Addressable memories
 - Non-addressable registers
 - Loaded only as clock rises




10/7/2020


50

50

State Machine Example



- Accumulator circuit
- Load or accumulate on each cycle



51

51

Hardware Components of a Computer System

- Processor
 - Datapath
 - Control
- Memory
- Input and Output devices

52


52

Sequential Architecture: Microarchitecture Overview

Think of it as a state machine
 Every cycle, one instruction gets executed. At the end of the cycle, architecture states get modified.

States (All updated as clock rises)

- PC register
- Cond. Code register
- Data memory
- Register file



53

53

Y86-64 Processor State

RF: Program registers			
%rax	%rsp	%r8	%r12
%rcx	%rbp	%r9	%r13
%rdx	%rsi	%r10	%r14
%rbx	%rdi	%r11	

CC: Condition codes
ZF SF OF

Stat: Program status
PC

DMEM: Memory

- Program Registers
 - 15 registers (omit %r15). Each 64 bits
- Condition Codes
 - Single-bit flags set by arithmetic or logical instructions
 - ZF: Zero SF: Negative OF: Overflow
- Program Counter
 - Indicates address of next instruction
- Program Status
 - Indicates either normal operation or some error condition
- Memory
 - Byte-addressable storage array
 - Words stored in little-endian byte order

54

Y86-64 Instruction Set #1

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmovXX rA, rB	2	fn	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rrmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

55

Y86-64 Instructions


- Format
 - 1–10 bytes of information read from memory
 - Can determine instruction length from first byte
 - Not as many instruction types, and simpler encoding than with x86-64
 - Each accesses and modifies some part(s) of the program state

56


Y86-64 Instruction Set #2

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmovXX rA, rB	2	fn	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rrmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						
rrmovq									2	0
cmovle									2	1
cmovl									2	2
cmove									2	3
cmovne									2	4
cmovge									2	5
cmovg									2	6


57




58




59




60




61




62



63




64



65

Executing an ADD instruction


- How does the processor execute `addq %rax,%rsi`
- The binary encoding is `60 06`



66

Executing an ADD instruction

- How does the processor execute `addq %rax,%rsi`
- The binary encoding is `60 06`




67

Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?


How do these logics get implemented?



68

Executing an ADD instruction


- When the rising edge of the clock arrives, the RF/PC/Flags will be written.
- So the following has to be ready: newData, nPC, which means Logic1, Logic2, Logic3, and Logic4 has to finish.



69

Executing a JLE instruction


- Let's say the binary encoding for `jle .L0` is `71 0123000000000000`
- What are the logics now?



70

Executing a JLE instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




71

Executing a JLE instruction

- Logic 3??
- ```

if (s0 == 6) nPC = oPC + 2;
else if (s0 == 7) {
 if (s1 == 1) { // jLE
 if (Z || (S ^ O)) nPC = Dest; // jump
 else nPC = oPC + 9; // don't jump, but add 9
 (why??)
 } else if (s1 == ...) {...}
}


```




72

### Executing a JLE instruction

- Logic 4? Does JLE write flags?
- Need another piece of logic.
- Logic 5: if (s0 == 7) EnableF = 0; else if (s0 == 6) EnableF = 1;



73



74

74