




# • Address spaces

- VM as a tool for caching
- VM as a tool for memory management
- · VM as a tool for memory protection
- Address translation








# Why Virtual Memory (VM)?


- Uses main memory efficiently
  - Use DRAM as a cache for parts of a virtual address space
- · Simplifies memory management
  - Each process gets the same uniform linear address space
- · Isolates address spaces
  - One process can't interfere with another's memory
  - User program cannot access privileged kernel information and code

58

# VM as a Tool for Caching


- Conceptually, *virtual memory* is an array of N contiguous bytes stored on disk.
- The contents of the array on disk are cached in *physical memory* (*DRAM cache*)
  - These cache blocks are called *pages* (size is P = 2<sup>p</sup> bytes)






## Enabling Data Structure: Page Table A page table is an array of page table entries (PTEs) that

- A page table is an array of page table entries (PTEs) that maps virtual pages to physical pages.
  - Per-process kernel data structure in DRAM




62





64


Page Hit
 Page hit: reference to VM word that is in physical memory (DRAM cache hit)


 Virtual address
 Physical page (DRAM)















Page 4





# Foday Address spaces VM as a tool for caching VM as a tool for memory management VM as a tool for memory protection Address translation












74

## VM as a Tool for Memory Protection Extend PTEs with permission bits MMU checks these bits on each access Physical Address Space READ WRITE EXEC Address Process i: SUP VP 0: No Yes Yes PP 6 No VP 1: No PP 4 Yes Yes Yes PP 2 VP 2: Yes Yes Yes No PP 2 PP 4 PP 6 SUP READ WRITE EXEC Address Process i: PP 8 VP 0: No Yes No Yes PP 9 PP 9 VP 1: Yes Yes Yes Yes PP 6 PP 11 VP 2: No Yes Yes Yes PP 11




# VM Address Translation


- Virtual Address Space
  - $V = \{0, 1, ..., N-1\}$
- Physical Address Space
  - $-P = \{0, 1, ..., M-1\}$
- Address Translation
  - MAP:  $V \rightarrow P \ U \{ \emptyset \}$
  - For virtual address a:
    - *MAP(a)* = *a*' if data at virtual address *a* is at physical address *a*' in *P*
    - MAP(a) = Ø if data at virtual address a is not in physical memory
      - Either invalid or stored on disk


78


# Summary of Address Translation Symbols

- Basic Parameters
  - $N = 2^n$ : Number of addresses in virtual address space
  - $M = 2^m$ : Number of addresses in physical address space
  - P = 2<sup>p</sup> : Page size (bytes)
- Components of the virtual address (VA)
  - TLBI: TLB index
  - TLBT: TLB tag
  - VPO: Virtual page offset
  - VPN: Virtual page number
- Components of the physical address (PA)
  - PPO: Physical page offset (same as VPO)
  - PPN: Physical page number












82


# Speeding up Translation with a TLB


- Page table entries (PTEs) are cached in L1 like any other memory word
  - PTEs may be evicted by other data references
  - PTE hit still requires a small L1 delay
- Solution: Translation Lookaside Buffer (TLB)
  - Small set-associative hardware cache in MMU
  - Maps virtual page numbers to physical page numbers
  - Contains complete page table entries for small number of pages



















# Summary Programmer's view of virtual memory Each process has its own private linear address space Cannot be corrupted by other processes System view of virtual memory Uses memory efficiently by caching virtual memory pages Efficient only because of locality Simplifies memory management and programming Simplifies protection by providing a convenient interpositioning point to check permissions