AlphaServer GS320

Alexander Bowman and Andrew Hahn


Architecture Overview


- Supports up to 8 Quad-Processor Building Blocks (QBB)
- QBBs are connected via the Global Switch (GS)
- GS supports virtual lanes
- GS allows for totally ordered multicasts

1

Quad-Processor Building Blocks (QBB)

- Supports up to 4 processors
- Uses duplicate tag store (DTAG)
- DTAG stores copy of each tag in each processor's cache
- DTAG handles intra-node coherence
- Directory (DIR) and transaction in transit table (TTT) handle inter-node coherence






Coherence Protocol Overview


- Exploits the limited number of processors
- Supports read, read-exclusive, exclusive, and exclusive without data
- No negative acknowledgements
- Dirty sharing data can be shared without updating the home node
- Inter-node and intra-node coherence use mostly the same protocol


6


MOESI


- MESI + owner state
- Owner has write access but can share data with other processors
- On write owner invalidates sharers but does not bring home data up to date
- Home forwards requests to owner (if one exists)















Early Acknowledgement of Invalidation Requests


- Invalidations are considered to be complete when a *commit event* is generated
- Commit incoming invalidation requests as soon as they arrive in the incoming queue
 - As opposed to when the invalidation has been completed
 - Don't have to wait for the invalidation to reach the head of the incoming queue in every processor with an old copy
 - Processors can still hold a stale value while the writing processor thinks all copies have been invalidated


14





Early Acknowledgement: An Example


- (u,v) = (1,0) is disallowed in this example under sequential consistency, but is possible if early acknowledgements are applied without being careful
- With a careless implementation of early acknowledgment, (1,0) is possible











Early Commit for Read and Read-Exclusive Requests

- Applying early commit to data requests as well can reduce the delay at synchronization points
 - Processors can continue past barriers as long as they have received their commit replies (sent from the arbitration point), even if the data they require (sent from the processor) still has not arrived
 - O From a consistency point of view, events are considered complete at commit time
- Commit events cannot bypass invalidates, reads, or read-exclusive data forwards to satisfy consistency


Generalized Applicability

- These optimizations can be used in any memory consistency model, regardless of how strict
- Reply Separation into commit and data messages is more useful for more relaxed models that see performance benefits from allowing reads to bypass other entries in the incoming queue
- Early commit drastically improves performance in strict consistency models as well as more relaxed models by allowing processors to pass synchronization points as soon as all commit messages have been received
- No rollback is ever required like in speculative models. Once an event is committed, it can be considered complete in terms of ordering

21

AlphaServer GS320 Hardware Implementation

- Implemented in 1999 with a technology stack from 1997-98
- Designed for modularity and ease of upgradability
- QBBs and I/O can be swapped out while the system is online
 Streamlining the process of repairs and upgrades
- The modularity makes it possible to tailor the hardware to the specific application



System Performance

Case

Local Home, No Share

- Less time spent spinning at barriers since it's not necessary to wait for data, only the commit message
- Lack of negative ACK messages
 reduces network traffic
- Deadlock is avoided through the total ordering on Q1
- Replies bypassing requests in Q1 (by going through Q2) improves read latency

ocal Home, Remote Sharers		66ns		851ns		
Remote Home, No Sharers		13	5ns	1192		
Remote Home, Remote Sharers		14	8ns	1257	ns	
Table 5: Impact of separating the commit component and generat- ing early commits.						
Case						
	Dependent Reads		by	Memory Barriers		
2-hop, Clean	960ns			1215ns		
3-hop, Dirty	1478ns			1529ns		
	cal Home, Remo mote Home, No mote Home, Ren e 5: Impact of early commits. Case 2-hop, Clean	cal Home, Remote Sharers mote Home, No Sharers mote Home, Remote Sharers e 5: Impact of separating the arly commits. Case Back-to Dependent 2-hop, Clean	cal Home, Remote Sharers 6 mote Home, Neo Sharers 13 mote Home, Remote Sharers 14 e 5: Impact of separating the comr ardy commits. compared to the comr and the compared to the compare	cal Home, Remote Sharers 6605 mote Home, No Sharers 1350s mote Home, Remote Sharers 148ns e 5: Impact of separating the commit ce ardy commits. Case Back-to-Back by Ca-bop, Clean 900s	Cal Home, Remote Sharers 66as 851 more Home, No Sharers 135as 1192 mote Home, No Sharers 148as 11257 e5 Impact of separating the commit component and generally commits. Case Back-to-Back Case Back-to-Back Reads Separated by Memory Barriers 2-hop, Clean 960as 12157s	

Table 3: Effective latency for write operations.

Source: Tables 3 and 5 from [1]

Pipelined Writes Separated Writes by Memory Barriers


25

Citations					
[1] Gharachorloo, Kourosh, et al. "Architecture and Design of AlphaServer					
GS320." ACM SIGARCH Computer Architecture News, vol. 28, no. 5, Dec.					
2000, pp. 13–24, 10.1145/378995.378997. Accessed 28 Mar. 2022.					
[2] Dwarkadas, Sandhya. "Shared Memory and Memory Consistency."					
CSC2/458 Lecture Slides, 2022.					
[3] Garg, Alok. Architecture & Design of AlphaServer GS320 Presentation,					
2022. Animations used for examples.					
[4] Intel Corporation. Intel Rack Scale Design Architecture. 2018.					

AlphaServer GS320's Influences in the Modern Day

Intel Rack Scale Design

- Resources can be dynamically assigned as required at runtime to suit the task at hand
 - 100G ethernet makes it possible to form virtual nodes that are composed from hardware in different locations on demand
- Finer control over system building blocks
 - FPGA, accelerator, and networking modules can be installed on sleds within a rack



user specified systems to be composed on the fly.

Source: Intel [3]