


- Sequent Symmetry
  - Shared bus
  - Coherent caches
- BBN Butterfly
- Each processor has local memory
- Can access memory of others via a switching network



2

### Motivation for Locking

- Synchronize access to shared data
- Enforce:
  - Mutual exclusion
  - Forward progress
  - Bounded waiting

## Performance Goals

- Low latency, short critical path
- Low traffic (on interconnect network)
- Scalability
- Low storage cost
- Fairness

### What Are Our Choices?

### Scheduler-Based (Blocking)

- Tell the OS we are not ready to run right now
- Give up CPU
- OS can wake us up later when conditions are met

### • Busy-Waiting

• "Are we there yet? Are we there yet? Are we there yet?..."

### Why Bother With Busy-Wait?

- · Blocking seems great let the OS take care of our problems
- Blocking does have some downsides though
  - OS kernel can't make use of it
  - Scheduling overhead
  - Processor may not actually be needed by other tasks
- Busy-waiting is appropriate when:
  - · Scheduling overhead time is greater than the expected wait time to acquire the lock
  - The processor is not needed for other tasks
  - Blocking inappropriate or impossible (e.g. OS kernel)
- Spin locks usually protect a small critical section and may be executed many, many times
  - Lock performance is important

5

### Are we there yet?" - Downsides of Busy-Waiting

- Major downside: memory and interconnect bus contention
- "Hot Spot" many processors all busy-waiting on one synchronization variable
  - Can degrade performance for all interconnect traffic, not just the traffic related to synchronization

### Potential Solutions

- Hardware based
  - Specialized interconnect designs combine concurrent accesses, synchronization in the interconnect
  - Special cache hardware to maintain a queue of processors waiting for the same lock
  - Hardware is a) expensive and b) less flexible
- Software based
  - Focus of this paper and presentation

7

### Software Fix

- We want each processor to only spin on memory local to that processor
  - And that is not the spin target of any other processor
  - This way, we will greatly reduce traffic across the interconnect and to memory
- How to communicate between processors?
  - To be addressed later, varies between lock designs and hardware architectures

### Test-and-Set Lock

- Processors repeatedly executing test-and-set atomic instructions to try to acquire the lock
  - And as fast as possible
- Expensive: causes many remote cache invalidations as well as interconnect contention
- Some optimizations do exist
  - Test-and-test-and-set: Only do the expensive test-and-set if a previous read indicates it's likely to succeed
  - Backoff strategies constant delay or exponential

9

### Ticket Lock

- Reduces the number of fetch-and-op operations to 1 per lock acquisition
- Ensures FIFO service
- Two counters: request counter and release counter
- Improvement: Only read operations in the spin, no expensive writes
   Still fairly expensive on the interconnect
- · Potential issues with backoff and overshooting

### Ticket Lock – Pseudocode (From Paper)

### type lock = record

```
next_ticket : unsigned integer := 0
now_serving : unsigned integer := 0
```

```
pause (my_ticket - L->now_serving)
    // consume this many units of time
    // on most machines, subtraction works correctly despite overflow
if L->now_serving = my_ticket
    return
```

procedure release\_lock (L : ^lock)
L->now\_serving := L->now\_serving + 1

### Array-Based Queueing Lock

- Atomic fetch-and-increment/swap to obtain the address of an array index
- Spin on that array index
- Each processor spins on a location in a different cache line
- Major disadvantage: linear space requirements w.r.t. the number of processors, per lock

### MCS Lock

- · Named for authors' initials
- Guarantees:
  - FIFO ordering of acquisitions
  - Spins on locally accessible flags only
  - O(1) space per lock
  - O(1) interconnect transactions per lock acquisition • On machine with and without coherent caches
- Idea: each processor stores the address of the next processor in line to wake up
- Forms a queue
- The only operation that involves non-local memory is 1 write for the lock release

14

### MCS Lock: Benefits

- Massively reduced interconnect traffic
  - On machines that are cache coherent and machines that are not!
- Highly scalable
  - Adds a completely minuscule amount of overhead per processor competing
- Constant space per lock
  - Each processor can only be waiting on one lock at a time, so even with multiple locks potentially able to be acquired, there is only one qnode structure and it's used in the queue for whichever lock the processor is currently waiting on

### Motivation for Barriers

- Used to separate phases of computation
- Processes arriving at a barrier wait for all others, only then pass the barrier
- Less overhead than fork-join no process destruction/creation

16

### Centralized Barrier • Shared counter, state variable (sense) shared count : integer := P shared sense : Boolean := true processor private local\_sense : Boolean := true • Each arriving process procedure central\_barrier decrements the counter, local\_sense := not local\_sense // each processor toggles its own sens spins until sense has a if fetch\_and\_decrement (&count) = 1 count := P different value than in the sense := local\_sense // last processor toggles global sense else repeat until sense = local\_sense previous barrier • Last arriving process resets counter and reverses sense

### Centralized Barrier Analysis


- Works, but...
- All threads spin on the same location
  - If a system has coherent caches, all spin on local copies in the cache
  - If a system has no coherent caches, this will generate a lot of traffic
  - Could apply backoff to reduce the amount of traffic
- If multiple processes arrive at the same time, they all try to access one memory location


17

## Software Combining Tree Barrier

- Split processes into groups
- Arrange counter, sense variables into a tree
- Process groups are the leaves
- Each arriving process decrements the counter, spins until sense has a different value than in the previous barrier (same as in Centralized Barrier)
- However, last processor now instead updates the sense and counter in the parent
- The processes pass the barrier when root is reached

# SCT Barrier – Arrival








# SCT Barrier Analysis • Similar problems to Centralized Barrier • Each processor spins on shared variables • On cache-coherent systems can create local copies • On other systems, generates a lot of traffic • Better when multiple processes arrive at the same time • They now are likely to access separate memory locations


### MCS Barrier

- Arrange processes into a tree
- Each arriving process waits for children to finish
- Then signals to the parent and spins on a local sense (if not root)
- When it is time to wake up, a process modifies local sense of children









# MCS Barrier Analysis

- All processes spin on local flags
- Performs theoretically lowest amount of bus transactions
- Takes logarithmic time to wake up all processes

# References

- Slides taken directly or modified slightly from last year's presentation, as well as class slides
- Diagrams and phrasing taken from paper

29