



Overview of Logic Design

- · How to get values from one place to another
- Everything expressed in terms of values 0 and 1

4













































Dulti-cycle Control Split single instruction into multiple pieces Execute individual pieces using hardwired finite state machine (FSM) or microprogramming Can finish simple instructions in fewer cycles Can run clock faster Still execute a single instruction at a time































Advanced Processor Design Techniques

- Trace caches
- · Register renaming eliminate WAW, WAR hazards
 - Register map table
 - Free list
 - Active list
- Speculative execution
- Value prediction
- · Branch prediction
 - Branch history tables for prediction
 - Branch stack to save state prior to branch
 - Branch mask to determine instructions that must be squashed

2/28/2015

45

Processor Summary

- Design Technique
 - Create uniform framework for all instructions
 - Want to share hardware among instructions
 - Connect standard logic blocks with bits of control logic
- Operation
 - State held in memories and clocked registers
 - Computation done by combinational logic
 - Clocking of registers/memories sufficient to control overall behavior
- Enhancing Performance
 - Pipelining increases throughput and improves resource utilization
 - Must make sure maintains ISA behavior

2/28/2015

46

Disclaimer

 Parts of the slides were developed by and borrowed from slides the following textbook authors: Dave O'Hallaron and Randy Bryant, and Randy Katz. The slides are intended for the sole purpose of instruction of computer organization at the University of Rochester. All copyrighted materials belong to their original owner(s).

2/28/2015

47