Virtual Memory: Concepts

Kai Shen

A System Using Physical Addressing

- Used in "simple" systems like embedded microcontrollers in devices like cars, elevators, and digital picture frames

A System Using Virtual Addressing

- Used in all modern servers, desktops, laptops, smartphones, ...

Address Spaces

- Each process has a virtual address space: Set of N = 2^n virtual addresses {0, 1, 2, ..., N-1}
- Each machine has a physical address space: Set of M physical addresses {0, 1, 2, ..., M-1}
- Each virtual address in a process maps to a physical address on the machine
  - Not always ...


**Why Virtual Memory (VM)?**

- Partial physical residence
  - Transparently use DRAM as a cache for parts of a virtual address space
  - Able to run a program whose total image exceeds the physical memory size
- Multiplexing
  - Multiple processes in the machine, yet each process gets the same uniform linear address space
- Isolation/protection
  - One process can’t interfere with another’s memory
  - User program cannot access privileged kernel information

**VM Allows Partial Memory Residence**

- A process’s virtual memory space
  - Partly cached in physical memory, or DRAM (efficient utilization of memory space) but always backed by a disk copy.
  - VM allows transparent caching by the operating system
- A basic unit of memory blocks in the virtual memory space is a pages (typically 4 kilobytes)

**DRAM Cache Organization**

- DRAM cache organization driven by the enormous miss penalty
  - Disk is about 10,000x slower than DRAM
- The speed gap allows complex software management
  - Fully associative
    - Any virtual page can be placed in any physical page
    - Requires a flexible/large mapping function – different from CPU caches
  - Highly sophisticated, expensive replacement algorithms

**Page Tables**

- A *page table* is an array of entries (PTEs) that maps virtual pages to physical pages.
  - Per-process kernel data structure in DRAM
**Page Hit**

- **Page hit**: reference to VM location that is in physical memory (DRAM hit)

**Page Fault**

- **Page fault**: reference to VM location that is not in physical memory (DRAM miss)

**Handling Page Fault**

- Page miss causes page fault (an exception)
  - Page fault handler selects a victim to be evicted (here VP 4)
Handling Page Fault

- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)

<table>
<thead>
<tr>
<th>Virtual address</th>
<th>Memory resident page table (DRAM)</th>
<th>Physical memory (DRAM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VP 0</td>
<td>PTE 0</td>
<td>PP 0</td>
</tr>
<tr>
<td>VP 1</td>
<td>PTE 1</td>
<td>PP 1</td>
</tr>
<tr>
<td>VP 2</td>
<td>PTE 2</td>
<td>PP 2</td>
</tr>
<tr>
<td>VP 3</td>
<td>PTE 3</td>
<td>PP 3</td>
</tr>
</tbody>
</table>

Virtual memory (disk)

Valid 0 1 1 0 0 1 0 1

Physical page number or disk address

Offending instruction is restarted: page hit!

Locality to the Rescue Again!

- Virtual memory-based caching works because of locality
- At any point in time, programs tend to access a set of active virtual pages called the working set
  - Programs with better temporal locality will have smaller working sets
- If (working set size < main memory size)
  - Good performance for one process after compulsory misses (first loading of data)
- If (working set size > main memory size)
  - Thrashing: Performance meltdown where pages are swapped (copied) in and out continuously

VM Enables Memory Space Multiplexing

- Key idea: each process has its own virtual address space
- It can view memory as a simple linear array
- Mapping function scatters addresses through physical memory as needed
- Also enables sharing (e.g., PP 6)

<table>
<thead>
<tr>
<th>Virtual Address Space for Process 1: N-1</th>
<th>Address translation</th>
</tr>
</thead>
<tbody>
<tr>
<td>VP 0</td>
<td>PP 0</td>
</tr>
<tr>
<td>VP 1</td>
<td>PP 1</td>
</tr>
<tr>
<td>VP 2</td>
<td>PP 2</td>
</tr>
<tr>
<td>VP 3</td>
<td>PP 3</td>
</tr>
<tr>
<td>VP 4</td>
<td>PP 4</td>
</tr>
<tr>
<td>VP 5</td>
<td>PP 5</td>
</tr>
<tr>
<td>VP 6</td>
<td>PP 6</td>
</tr>
<tr>
<td>VP 7</td>
<td>PP 7</td>
</tr>
</tbody>
</table>

| Virtual Address Space for Process 2: M-1 | |
|----------------------------------------| |
| VP 0                                   | |
| VP 1                                   | |
| VP 2                                   | |
| VP 3                                   | |
| VP 4                                   | |
| VP 5                                   | |
| VP 6                                   | |
| VP 7                                   | |

Virtual Address Space (DRAM)

(e.g., read-only library code)
### Simplifying Linking and Loading

**Linking**
- Each program has similar virtual address space
- Code, stack, and shared libraries always start at the same address

**Loading**
- `execve()` allocates virtual pages for `.text` and `.data` sections = creates PTEs marked as invalid
- The `.text` and `.data` sections are copied, page by page, on demand by the virtual memory system

---

### VM as a Tool for Memory Protection

- Extend PTEs with permission bits
- Page fault handler checks these before remapping
  - If violated, send process SIGSEGV (segmentation fault)

- **Process i:**
  - Virtual Address Translation
  - Physical Address Space
  - Virtual page number (VPN) Virtual page offset (VPO)
  - Physical page number (PPN) Physical page offset (PPO)

- **Process j:**
  - Virtual Address Translation
  - Physical Address Space
  - Virtual page number (VPN) Virtual page offset (VPO)
  - Physical page number (PPN) Physical page offset (PPO)

---

### VM Address Translation

- Virtual address must be translated into physical address for data accesses
- When does it happen?
  - Compile time? Link time? Load time? Runtime?
  - It must be fast!
  - It must be protected!
Address Translation: Page Hit

1) Processor sends virtual address to MMU
2-3) MMU fetches PTE from page table in memory
4) MMU sends physical address to cache/memory
5) Cache/memory sends data word to processor

Address Translation: Page Fault

1) Processor sends virtual address to MMU
2-3) MMU fetches PTE from page table in memory
4) Valid bit is zero, so MMU triggers page fault exception
5) Handler identifies victim (and, if dirty, pages it out to disk)
6) Handler pages in new page and updates PTE in memory
7) Handler returns to original process, restarting faulting instruction

Speeding up Translation with a TLB

- Page table entries (PTEs) are in memory
  - One access to memory becomes two (even under a page hit)!

- Solution: Translation Lookaside Buffer (TLB)
  - Small hardware cache in MMU
  - Maps virtual page numbers to physical page numbers
  - Contains complete page table entries for small number of pages

TLB Hit

A TLB hit eliminates a memory access
A TLB miss incurs an additional memory access (the PTE)
Fortunately, TLB misses are rare in practice. Why?

Multi-Level Page Tables
- Suppose:
  - 4KB (2^12) page size, 48-bit address space, 8-byte PTE
- Problem:
  - Would need a 512 GB page table!
    - $2^{48} \times 2^{12} \times 2^{1} = 2^{39}$ bytes
    - The 48-bit address space is mostly unused!
- Common solution:
  - Multi-level page tables
    - Example: 2-level page table
      - Level 1 table: each PTE points to a page table
      - Level 2 table: each PTE points to a page
        (many level-2 tables are empty and therefore are
        unneeded; even if they are needed, they can be paged in
        and out of the DRAM)

A Two-Level Page Table Hierarchy
- Level 1 page table
- Level 2 page tables
- Virtual memory

Summary
- Programmer’s view of virtual memory
  - Each process has its own private linear address space
  - Cannot be corrupted by other processes
- System view of virtual memory
  - Uses memory efficiently by caching virtual memory pages
    - Efficient only because of locality
  - Simplifies memory management and programming
  - Simplifies protection by providing a convenient interpositioning point
    to check permissions
  - Virtual address translation must be fast and protected
Disclaimer

These slides were adapted from the CMU course slides provided along with the textbook of “Computer Systems: A programmer’s Perspective” by Bryant and O’Hallaron. The slides are intended for the sole purpose of teaching the computer organization course at the University of Rochester.