CSC 252: Computer Organization Spring 2018: Lecture 17


Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester


Action Items:

- Programming Assignment 4 is out
- Cache Problem Set is out (no turn-in)

- Programming Assignment 4 is out
 - Main assignment due on 11:59pm, Monday, April 2.



- Programming Assignment 4 is out
 - Main assignment due on 11:59pm, Monday, April 2.
- I have put up a Problem Set to help you understand cache better
 - No turn-in required. Solutions to be released soon
 - Get a preview of final exam problems!!!



- Mid-term:
 - Mid-term grades will be updated after the class
 - You can get your exams from the TAs after the class
 - Solutions will be posted very soon


Mid-term:

- Mid-term grades will be updated after the class
- You can get your exams from the TAs after the class
- Solutions will be posted very soon

Statistics:


- Average: 50.7; Standard-deviation: 10.0
- Random guess: 1/∞ = 0
- Just writing down "I don't know": 15


- Mid-term:
 - Mid-term grades will be updated after the class
 - You can get your exams from the TAs after the class
 - Solutions will be posted very soon
- Statistics:
 - Average: 50.7; Standard-deviation: 10.0
 - Random guess: 1/∞ = 0
 - Just writing down "I don't know": 15
- So overall encouraging results




Today


- Review: Cache memory organization and operation
- Performance impact of caches
 - Analytical Model
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality







B = 2^b bytes per cache block (the data)








Cache Access



Locate set Cache Access E = 2^e lines per set Address of word: t bits s bits b bits $S = 2^s$ sets block tag set index offset

Cache Access




Locate set

• Check if any line in set


Locate set Cache Access • Check if any line in set has matching tag E = 2^e lines per set • Yes + line valid: hit Locate data starting at offset Address of word: t bits s bits b bits $S = 2^s$ sets block tag set index offset data begins at this offset 0 **B-1** tag valid bit B = 2^b bytes per cache block (the data)


Direct mapped: One line per set Assume: cache block size 8 bytes





Address of char:


t bits 0...01 100












Direct mapped: One line per set Assume: cache block size 8 bytes



If tag doesn't match: old line is evicted and replaced

_t=1	s=2	b=1
X	XX	Х

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0 [0000₂],
1 [0001₂],
7 [0111₂],
8 [1000₂],
0 [0000₂]

	V	Tag	Line
Set 0	0		5
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
Х	XX	Х

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	0	?	?
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
Х	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
Х	XX	Х

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
Х	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
Х	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

_t=1	s=2	b=1
Х	XX	Х

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

t=1	s=2	b=1
X	XX	Х

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	1	1	M[8-9]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

t=1	s=2	b=1
Х	XX	Х

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	miss

	V	Tag	Line
Set 0	1	1	M[8-9]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

t=1	s=2	b=1
X	XX	Х

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	miss


	V	Tag	Line
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

E-way Set Associative Cache (Here: E = 2)


E = 2: Two lines per set

Assume: cache block size 8 bytes

Address of short int:
t bits 0...01 100




E = 2: Two lines per set Assume: cache block size 8 bytes



E = 2: Two lines per set

Assume: cache block size 8 bytes



E = 2: Two lines per set

Assume: cache block size 8 bytes

Address of short int:

t bits

compare both

valid? + match: yes = hit


v tag

0 1 2 3 4 5 6 7


v tag

0 1 2 3 4 5 6 7

E = 2: Two lines per set



E = 2: Two lines per set



E = 2: Two lines per set Assume: cache block size 8 bytes Address of short int: 0...01 t bits 100 compare both match: yes = hit valid? + 0 1 2 3 4 5 6 7 tag block offset short int (2 Bytes) is here

No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

_t=2	s=1	b=1
XX	Х	Х

4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

, , , , , , , ,		30 ₍ , 00	a_{0}, o_{1}, o_{2}	-
	0		[00 <u>0</u> 0 ₂],	
	1		[00 <u>0</u> 1 ₂],	
	7		[01 <u>1</u> 1 ₂],	
	8		[10 <u>0</u> 0 ₂],	
	0		[00 <u>0</u> 0 ₂]	
	V	Tag	Block	
Set 0	0	?	?	
	0			
C-+ 1	0			
Set 1	0			

_t=2	s=1	b=1
XX	Х	Х

4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

		,	· · / · · /		,
	0		[00 <u>0</u> 0 ₂],	miss	
	1		[00 <u>0</u> 1 ₂],		
	7		[01 <u>1</u> 1 ₂],		
	8		[10 <u>0</u> 0 ₂],		
	0		[00 <u>0</u> 0 ₂]		
	V	Tag	Block		
Set 0	0	?	?		
	0				
	0				
Set 1	0				

_t=2	s=1	b=1
XX	Х	Х

4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

, , , , , , ,	55 t. a.		as, sile by to p	oeaa,
	0		[00 <u>0</u> 0 ₂],	miss
	1		[00 <u>0</u> 1 ₂],	
	7		[01 <u>1</u> 1 ₂],	
	8		[10 <u>0</u> 0 ₂],	
	0		[00 <u>0</u> 0 ₂]	
	V	Tag	Block	
Set 0	1	00	M[0-1]	
	0			J
	0			l I
Set 1	0			1

t=2	s=1	b=1
XX	Х	Х

4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

13.3	0	[00 <u>0</u> 0 ₂],		miss
	1	[00 <u>0</u> 1 ₂],		hit
	7	[01 <u>1</u> 1 ₂],		
	8	$[10\underline{0}0_{2}],$		
	0	[00 <u>0</u> 0 ₂]		
	V	Tag	Block	
Set 0	1	00	M[0-1]	
	0			
	0			
L A+ 1				
Set 1	0			

_t=2	s=1	b=1
XX	Х	Х

4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

	0	[00 <u>0</u> 0 ₂],		miss
	1	[00 <u>0</u> 1 ₂],		hit
	7		[01 <u>1</u> 1 ₂],	miss
	8	[[10 <u>0</u> 0 ₂],	
	0		[00 <u>0</u> 0 ₂]	
	V	Tag	Block	
Set 0	1	00	M[0-1]	
Set 0	0	00	M[0-1]	
		00	M[0-1]	
Set 0 Set 1	0	00	M[0-1]	

_t=2	s=1	b=1
XX	Х	Х

4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

, ladi C	JJ Cla	c (i ca	as, one byte p	ci icaaj.
	0		00 <u>0</u> 0 ₂],	miss
	1		00 <u>0</u> 1 ₂],	hit
	7		01 <u>1</u> 1 ₂],	miss
	8 [10 <u>0</u> 0 ₂],			
	0	[00002	
	V	Tag	Block	
Set 0	1	00	M[0-1]	
	0			ļ
				•
Set 1	1	01	M[6-7]]
JCL 1	0			l

_t=2	s=1	b=1
XX	Х	Х

4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

		,	
0		[00 <u>0</u> 0 ₂],	miss
1		[00 <u>0</u> 1 ₂],	hit
7	[01 <u>1</u> 1 ₂],		miss
8		[10 <u>0</u> 0 ₂],	miss
0	[00 <u>0</u> 0 ₂]		
V	Tag	Block	
1	00	M[0-1]	
0			
	<u> </u>		
1	01	M[6-7]	
	1 7 8 0 v	1	1 [0001 ₂], 7 [0111 ₂], 8 [1000 ₂], 0 [0000 ₂] v Tag Block 1 00 M[0-1]

t=2	s=1	b=1
XX	Х	Х

4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

Address trace (reads, one byte per read).				
	0	[[00 <u>0</u> 0 ₂],	miss
	1	[[00 <u>0</u> 1 ₂],	hit
	7	[[01 <u>1</u> 1 ₂],	miss
	8	[10 <u>0</u> 0 ₂],		miss
	0	[00 <u>0</u> 0 ₂]		
	V	Tag	Block	
Set 0	v	Tag 00	Block M[0-1]	
Set 0	<u></u>			
Set 0	1	00	M[0-1]	
Set 0	1	00	M[0-1]	

_t=2	s=1	b=1
XX	Х	Х

4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

Auure	33 LI a	ce (rea	ius, one by	re p	ei reau,
	0		[00 <u>0</u> 0 ₂],		miss
	1		[00 <u>0</u> 1 ₂],		hit
	7		[01 <u>1</u> 1 ₂],		miss
	8		[10 <u>0</u> 0 ₂],		miss
	0		[00 <u>0</u> 0 ₂]		hit
	V	Tag	Block		
Set 0	1	00	M[0-1]		
	1	10	M[8-9]		
		1	•		

Set 1	1	01	M[6-7]
Set 1	0		

Today

- Review: Cache memory organization and operation
- Performance impact of caches
 - Analytical Model
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality

Cache Performance Metrics

Miss Rate

- Fraction of memory references not found in cache (misses / accesses)
 - = 1 hit rate
- Typical numbers (in percentages):
 - 3-10% for L1
 - can be quite small (e.g., < 1%) for L2, depending on size, etc.

Cache Performance Metrics

Hit Time

- Time to deliver a line in the cache to the processor
 - includes time to determine whether the line is in the cache
- Typical numbers:
 - 1~4 clock cycle for L1
 - 5~10 clock cycles for L2

Cache Performance Metrics

- Miss Penalty
 - Additional time required because of a miss
 - Typically 50-200 cycles for main memory
 - Trend: increasing!

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Compare 97% hit rate with 99% hit rate

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Compare 97% hit rate with 99% hit rate
 - Assume: cache hit time of 1 cycle miss penalty of 100 cycles

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Compare 97% hit rate with 99% hit rate
 - Assume: cache hit time of 1 cycle miss penalty of 100 cycles
 - Average access time:

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Compare 97% hit rate with 99% hit rate
 - Assume: cache hit time of 1 cycle miss penalty of 100 cycles
 - Average access time:

97% hit rate: 1 cycle + 0.03 * 100 cycles = 4 cycles

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Compare 97% hit rate with 99% hit rate
 - Assume: cache hit time of 1 cycle miss penalty of 100 cycles
 - Average access time:

```
97% hit rate: 1 cycle + 0.03 * 100 cycles = 4 cycles
99% hit rate: 1 cycle + 0.01 * 100 cycles = 2 cycles
```

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Compare 97% hit rate with 99% hit rate
 - Assume: cache hit time of 1 cycle miss penalty of 100 cycles
 - Average access time:

```
97% hit rate: 1 cycle + 0.03 * 100 cycles = 4 cycles
99% hit rate: 1 cycle + 0.01 * 100 cycles = 2 cycles
```

Think of it as reducing the miss rate from 3% to 1% (3X improvement) rather than improving hit rate

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Compare 97% hit rate with 99% hit rate
 - Assume: cache hit time of 1 cycle miss penalty of 100 cycles
 - Average access time:

```
97% hit rate: 1 cycle + 0.03 * 100 cycles = 4 cycles
99% hit rate: 1 cycle + 0.01 * 100 cycles = 2 cycles
```


- Think of it as reducing the miss rate from 3% to 1% (3X improvement) rather than improving hit rate
- Improving hit rate by even a little bit helps overall speed a lot

Writing Cache Friendly Code


- Make the common case go fast
 - Inner loops get executed most often. So focus on those
- Minimize the misses in the inner loops
 - Repeated references to variables are good (temporal locality)
 - Stride-1 reference patterns are good (spatial locality)


Today

- Review: Cache memory organization and operation
- Performance impact of caches
 - Analytical Model
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality




```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
      sum += a[i][k] * b[k][j];
    c[i][j] = sum;
}
</pre>
```






- Multiply N x N matrices
- Matrix elements are doubles (8 bytes)
- O(N³) total operations



Miss Rate Analysis for Matrix Multiply

• Assume:

- Block size = 32B (big enough for four doubles)
- Matrix dimension (N) is very large
 - Approximate 1/N as 0.0
- Cache is not even big enough to hold multiple rows
- Analysis Method:
 - Look at access pattern of inner loop




Layout of C Arrays in Memory (review)

- C arrays allocated in row-major order
 - each row in contiguous memory locations
- Stepping through columns in one row:

```
• for (i = 0; i < N; i++)
sum += a[0][i];
```

- accesses successive elements
- cache line size (32) > size of an element (8 bytes), exploiting spatial locality!
 - miss rate = 8 / 32 = 25%




Layout of C Arrays in Memory (review)

- C arrays allocated in row-major order
 - each row in contiguous memory locations
- Stepping through rows in one column:

```
• for (i = 0; j < n; j++)
sum += a[i][0];
```

- accesses distant elements
- no spatial locality!
 - miss rate = 1 (i.e. 100%)



Matrix Multiplication (ijk)

```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}
matmult/mm.c</pre>
```


Inner loop: (*,j) (i,*) A B C A Row-wise Columnwise

<u>A</u>	<u>B</u>	<u>C</u>
0.25	1.0	0.0

Matrix Multiplication (jik)

```
/* jik */
for (j=0; j<n; j++) {
  for (i=0; i<n; i++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum
  }
}
</pre>
```

Inner loop:




<u>A</u>	<u>B</u>	<u>C</u>
0.25	1.0	0.0

Matrix Multiplication (kij)

```
/* kij */
for (k=0; k<n; k++) {
  for (i=0; i<n; i++) {
    r = a[i][k];
    for (j=0; j<n; j++)
        c[i][j] += r * b[k][j];
  }
}

matmult/mm.c</pre>
```

Inner loop:




<u>A</u>	<u>B</u>	<u>C</u>
0.0	0.25	0.25

Matrix Multiplication (ikj)

```
/* ikj */
for (i=0; i<n; i++) {
  for (k=0; k<n; k++) {
    r = a[i][k];
  for (j=0; j<n; j++)
    c[i][j] += r * b[k][j];
}

matmult/mm.c</pre>
```


Inner loop:



<u>A</u>	<u>B</u>	<u>C</u>
0.0	0.25	0.25

Matrix Multiplication (jki)

```
/* jki */
for (j=0; j<n; j++) {
  for (k=0; k<n; k++) {
    r = b[k][j];
  for (i=0; i<n; i++)
    c[i][j] += a[i][k] * r;
  }
}
matmult/mm.c</pre>
```




Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0

Matrix Multiplication (kji)

```
/* kji */
for (k=0; k<n; k++) {
  for (j=0; j<n; j++) {
    r = b[k][j];
    for (i=0; i<n; i++)
        c[i][j] += a[i][k] * r;
  }
}
matmult/mm.c</pre>
```

Inner loop:



<u>A</u>	<u>B</u>	<u>C</u>
1.0	0.0	1.0

Summary of Matrix Multiplication

```
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
  for (k=0; k<n; k++)
    sum += a[i][k] * b[k][j];
  c[i][j] = sum;
}
</pre>
```

```
for (k=0; k<n; k++) {
  for (i=0; i<n; i++) {
    r = a[i][k];
  for (j=0; j<n; j++)
    c[i][j] += r * b[k][j];
}</pre>
```

```
for (j=0; j<n; j++) {
  for (k=0; k<n; k++) {
    r = b[k][j];
  for (i=0; i<n; i++)
    c[i][j] += a[i][k] * r;
}</pre>
```

ijk (& jik):

- 2 loads, 0 stores
- misses/iter = **1.25**


kij (& ikj):

- 2 loads, 1 store
- misses/iter = **0.5**

jki (& kji):

- 2 loads, 1 store
- misses/iter = **2.0**


Core i7 Matrix Multiply Performance



Today


- Review: Cache memory organization and operation
- Performance impact of caches
 - Analytical Model
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality

Example: Matrix Multiplication




- Assume:
 - Matrix elements are doubles
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)


• First iteration:




- Assume:
 - Matrix elements are doubles
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
- First iteration:
 - n/8 + n = 9n/8 misses




- Assume:
 - Matrix elements are doubles
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
- Second iteration:



- Assume:
 - Matrix elements are doubles
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
- Second iteration:
 - Again: n/8 + n = 9n/8 misses




- Assume:
 - Matrix elements are doubles
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
- Second iteration:
 - Again: n/8 + n = 9n/8 misses




- Total misses:
 - $9n/8 * n^2 = (9/8) * n^3$

Blocked Matrix Multiplication


```
c = (double *) calloc(sizeof(double), n*n);
/* Multiply n x n matrices a and b */
void mmm(double *a, double *b, double *c, int n) {
    int i, j, k;
    for (i = 0; i < n; i+=B)
       for (j = 0; j < n; j+=B)
             for (k = 0; k < n; k+=B)
                /* B x B mini matrix multiplications */
                  for (i1 = i; i1 < i+B; i++)
                      for (j1 = j; j1 < j+B; j++)
                          for (k1 = k; k1 < k+B; k++)
                              c[i1*n+j1] += a[i1*n + k1]*b[k1*n + j1];
                                                         matmult/bmm.c
```




- Assume:
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks fit into cache: 3B² < C
- First (block) iteration:




- Assume:
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks fit into cache: 3B² < C
- First (block) iteration:
 - B²/8 misses for each block
 - $2n/B * B^2/8 = nB/4$




- Assume:
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks fit into cache: 3B² < C
- Second (block) iteration:



- Assume:
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks fit into cache: 3B² < C
- Second (block) iteration:
 - Same as first iteration
 - $2n/B * B^2/8 = nB/4$



- Assume:
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks fit into cache: 3B² < C
- Second (block) iteration:
 - Same as first iteration
 - $2n/B * B^2/8 = nB/4$



- Total misses:
 - $nB/4 * (n/B)^2 = n^3/(4B)$

Blocking Summary

- No blocking: (9/8) * n³
- Blocking: 1/(4B) * n³

Blocking Summary

- No blocking: (9/8) * n³
- Blocking: 1/(4B) * n³
- Suggest largest possible block size B, but limit $3B^2 < C!$

Blocking Summary

- No blocking: (9/8) * n³
- Blocking: 1/(4B) * n³
- Suggest largest possible block size B, but limit 3B² < C!
- Reason for dramatic difference:
 - Matrix multiplication has inherent temporal locality:
 - Input data: 3n², computation 2n³
 - Every array elements used O(n) times!
 - But program has to be written properly

Cache Summary

- Cache memories can have significant performance impact
- You can write your programs to exploit this!
 - Focus on the inner loops, where bulk of computations and memory accesses occur.
 - Try to maximize spatial locality by reading data objects with sequentially with stride 1.
 - Try to maximize temporal locality by using a data object as often as possible once it's read from memory.