CSC 252: Computer Organization Spring 2018: Lecture 26

Instructor: Yuhao Zhu

Department of Computer Science University of Rochester

Action Items:

- Programming Assignment 4 grades out
- Programming Assignment 5 re-grade open
- Programming Assignment 6 due soon

Announcement

- Programming assignment 6 is due on 11:59pm, Monday, April 30.
- Programming assignment 5 re-grade is open until 11:59pm, Friday
- Programming assignment 4 grades are out



Today

• Shared variables in multi-threaded programming

- Mutual exclusion using semaphore
- Deadlock
- Thread-level parallelism
 - Amdahl's Law: performance model of parallel programs
- Hardware support for multi-threading
 - Single-core
 - Hyper-threading
 - Multi-core
 - Cache coherence

Binary Semaphore Protecting Critical Section

• Define and initialize a mutex for the shared variable cnt:

```
volatile long cnt = 0; /* Counter */
sem_t mutex; /* Semaphore that protects cnt */
Sem_init(&mutex, 0, 1); /* mutex = 1 */
```

• Surround critical section with P and V:

```
for (i = 0; i < niters; i++) {
    P(&mutex);
    cnt++;
    V(&mutex);
}
</pre>
```

Deadlock


- Def: A process/thread is *deadlocked* if and only if it is waiting for a condition that will never be true
- General to concurrent/parallel programming (threads, processes)
- Typical Scenario
 - Processes 1 and 2 needs two resources (A and B) to proceed
 - Process 1 acquires A, waits for B
 - Process 2 acquires B, waits for A
 - Both will wait forever!

Deadlocking With Semaphores

```
void *count(void *varqp)
I{
    int i;
    int id = (int) vargp;
    for (i = 0; i < NITERS; i++) {</pre>
        P(&mutex[id]); P(&mutex[1-id]);
        cnt++:
        V(&mutex[id]); V(&mutex[1-id]);
    }
    return NULL;
int main()
ł
    pthread_t tid[2];
    Sem_init(&mutex[0], 0, 1); /* mutex[0] = 1 */
    Sem_init(&mutex[1], 0, 1); /* mutex[1] = 1 */
    Pthread create(&tid[0], NULL, count, (void*) 0);
    Pthread_create(&tid[1], NULL, count, (void*) 1);
    Pthread_join(tid[0], NULL);
    Pthread_join(tid[1], NULL);
    printf("cnt=%d\n", cnt);
    exit(0);
```

Tid[0]:Tid[1]: $P(s_0)$; $P(s_1)$; $P(s_1)$; $P(s_0)$; $P(s_1)$; $P(s_0)$;cnt++;cnt++; $V(s_0)$; $V(s_1)$; $V(s_1)$; $V(s_0)$;

Avoiding Deadlock Acquire shared resources in same order



• Signal handlers are concurrent with main program and may share the same global data structures.

• Signal handlers are concurrent with main program and may share the same global data structures.

```
static int x = 5;
void handler(int sig)
{
    x = 10;
}
int main(int argc, char **argv)
{
    int pid;
    Signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    exit(0);
```

• Signal handlers are concurrent with main program and may share the same global data structures.

```
static int x = 5;
void handler(int sig)
{
    x = 10;
}
int main(int argc, char **argv)
{
    int pid;
    Signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    exit(0);
```

What if the following happens:

• Signal handlers are concurrent with main program and may share the same global data structures.

```
static int x = 5;
void handler(int sig)
{
    x = 10;
}
int main(int argc, char **argv)
{
    int pid;
    Signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    exit(0);
```

What if the following happens:

 Parent process executes and finishes if (x == 5)

• Signal handlers are concurrent with main program and may share the same global data structures.

```
static int x = 5;
void handler(int sig)
{
    x = 10;
}
int main(int argc, char **argv)
{
    int pid;
    Signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    exit(0);
```

What if the following happens:

- Parent process executes and finishes if (x == 5)
- OS decides to take the SIGCHLD interrupt and executes the handler

• Signal handlers are concurrent with main program and may share the same global data structures.

```
static int x = 5;
void handler(int sig)
{
    x = 10;
}
int main(int argc, char **argv)
{
    int pid;
    Signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    exit(0);
```

What if the following happens:

- Parent process executes and finishes if (x == 5)
- OS decides to take the SIGCHLD interrupt and executes the handler
- When return to parent process, y == 20!

Fixing the Signal Handling Bug

```
static int x = 5;
void handler(int sig)
{
   x = 10;
}
int main(int argc, char **argv)
{
    int pid;
    sigset_t mask_all, prev_all;
    sigfillset(&mask all);
    signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    Sigprocmask(SIG_BLOCK, &mask_all, &prev_all);
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    Sigprocmask(SIG_SETMASK, &prev_all, NULL);
    exit(0);
```

 Block all signals before accessing a shared, global data structure.

```
static int x = 5;
void handler(int sig)
{
   P(&mutex);
   x = 10;
    V(&mutex);
}
int main(int argc, char **argv)
{
    int pid;
    sigset t mask all, prev all;
    signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    P(&mutex);
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    V(&mutex);
    exit(0);
}
```

```
static int x = 5;
void handler(int sig)
{
   P(&mutex);
   x = 10;
    V(&mutex);
}
int main(int argc, char **argv)
{
    int pid;
    sigset t mask all, prev all;
    signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    P(&mutex);
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    V(&mutex):
    exit(0);
}
```

• This implementation will get into a deadlock.

```
static int x = 5;
void handler(int sig)
{
   P(&mutex);
   x = 10;
    V(&mutex);
}
int main(int argc, char **argv)
{
    int pid;
    sigset t mask all, prev all;
    signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    P(&mutex);
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    V(&mutex);
    exit(0);
}
```

- This implementation will get into a deadlock.
- Signal handler wants the mutex, which is acquired by the main program.

```
static int x = 5;
void handler(int sig)
{
   P(&mutex):
   x = 10;
    V(&mutex);
}
int main(int argc, char **argv)
{
    int pid;
    sigset t mask all, prev all;
    signal(SIGCHLD, handler);
    if ((pid = Fork()) == 0) { /* Child */
        Execve("/bin/date", argv, NULL);
    }
    P(&mutex);
    if (x == 5)
        y = x * 2; // You'd expect y == 10
    V(&mutex);
    exit(0);
}
```

- This implementation will get into a deadlock.
- Signal handler wants the mutex, which is acquired by the main program.
- Key: signal handler is in the same process as the main program. The kernel forces the handler to finish before returning to the main program.

Summary of Multi-threading Programming

- Concurrent/parallel threads access shared variables
- Need to protect concurrent accesses to guarantee correctness
- Semaphores (e.g., mutex) provide a simple solution
- Can lead to deadlock if not careful
- Take CSC 258 to know more about avoiding deadlocks (and parallel programming in general)

Thinking in Parallel is Hard

Thinking in Parallel is Hard

Maybe Thinking is Hard

Today

- Shared variables in multi-threaded programming
 - Mutual exclusion using semaphore
 - Deadlock
- Thread-level parallelism
 - Amdahl's Law: performance model of parallel programs
- Hardware support for multi-threading
 - Single-core
 - Hyper-threading
 - Multi-core
 - Cache coherence

Thread-level Parallelism (TLP)

- Thread-Level Parallelism
 - Splitting a task into independent sub-tasks
 - Each thread is responsible for a sub-task
- Example: Parallel summation of N number
 - Should add up to ((n-1)*n)/2
- Partition values 1, ..., n-1 into t ranges
 - Ln/t] values in each range
 - Each of t threads processes one range (sub-task)
 - Sum all sub-sums in the end

- Gene Amdahl (1922 2015). Giant in computer architecture
- Captures the difficulty of using parallelism to speed things up

- Gene Amdahl (1922 2015). Giant in computer architecture
- Captures the difficulty of using parallelism to speed things up
- Amdahl's Law
 - f: Parallelizable fraction of a program
 - N: Number of processors (i.e., maximal achievable speedup)

- Gene Amdahl (1922 2015). Giant in computer architecture
- Captures the difficulty of using parallelism to speed things up
- Amdahl's Law
 - f: Parallelizable fraction of a program
 - N: Number of processors (i.e., maximal achievable speedup)

1 - f

- Gene Amdahl (1922 2015). Giant in computer architecture
- Captures the difficulty of using parallelism to speed things up
- Amdahl's Law
 - f: Parallelizable fraction of a program
 - N: Number of processors (i.e., maximal achievable speedup)

1-f +

- Gene Amdahl (1922 2015). Giant in computer architecture
- Captures the difficulty of using parallelism to speed things up
- Amdahl's Law
 - f: Parallelizable fraction of a program
 - N: Number of processors (i.e., maximal achievable speedup)

- Gene Amdahl (1922 2015). Giant in computer architecture
- Captures the difficulty of using parallelism to speed things up
- Amdahl's Law
 - f: Parallelizable fraction of a program
 - N: Number of processors (i.e., maximal achievable speedup)

Speedup =
$$\frac{1}{1 - f + \frac{f}{N}}$$

- Gene Amdahl (1922 2015). Giant in computer architecture
- Captures the difficulty of using parallelism to speed things up
- Amdahl's Law
 - f: Parallelizable fraction of a program
 - N: Number of processors (i.e., maximal achievable speedup)

Speedup =
$$\frac{1}{1 - f + \frac{f}{N}}$$

• Completely parallelizable (f = 1): Speedup = N

- Gene Amdahl (1922 2015). Giant in computer architecture
- Captures the difficulty of using parallelism to speed things up
- Amdahl's Law
 - f: Parallelizable fraction of a program
 - N: Number of processors (i.e., maximal achievable speedup)

Speedup =
$$\frac{1}{1 - f + \frac{f}{N}}$$


- Completely parallelizable (f = 1): Speedup = N
- Completely sequential (f = 0): Speedup = 1

- Gene Amdahl (1922 2015). Giant in computer architecture
- Captures the difficulty of using parallelism to speed things up
- Amdahl's Law
 - f: Parallelizable fraction of a program
 - N: Number of processors (i.e., maximal achievable speedup)


Speedup =
$$\frac{1}{1 - f + \frac{f}{N}}$$

- Completely parallelizable (f = 1): Speedup = N
- Completely sequential (f = 0): Speedup = 1
- Mostly parallelizable (f = 0.9, N = 1000): Speedup = 9.9

Sequential Bottleneck




Why the Sequential Bottleneck?




- Maximum speedup limited by the sequential portion
- Main cause: Non-parallelizable operations on data


Why the Sequential Bottleneck?



- Maximum speedup limited by the sequential portion
- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
 - e.g., Synchronization overhead


Why the Sequential Bottleneck?





- Maximum speedup limited by the sequential portion
- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
 - e.g., Synchronization overhead

Why the Sequential Bottleneck?




 Maximum speedup limited by the sequential portion

- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
 - e.g., Synchronization overhead


Each thread: loop { Compute N P(A) Update shared data V(A) }

Why the Sequential Bottleneck?







- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
 - e.g., Synchronization overhead



Why the Sequential Bottleneck?



- Maximum speedup limited by the sequential portion
- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
 - e.g., Synchronization overhead




Today


- Shared variables in multi-threaded programming
 - Mutual exclusion using semaphore
 - Deadlock
- Thread-level parallelism
 - Amdahl's Law: performance model of parallel programs
- Hardware support for multi-threading
 - Single-core
 - Hyper-threading
 - Multi-core
 - Cache coherence

Can A Single Core Support Multi-threading?


• Need to multiplex between different threads (time slicing)




• Can single-core multi-threading provide any performance gains?




• Can single-core multi-threading provide any performance gains?



• Can single-core multi-threading provide any performance gains?



- Can single-core multi-threading provide any performance gains?
- If Thread A has a cache miss and the pipeline gets stalled, switch to Thread C. Improves the overall performance.



When to Switch?

- Coarse grained
 - Event based, e.g., switch on L3 cache miss
 - Quantum based (every thousands of cycles)

When to Switch?

- Coarse grained
 - Event based, e.g., switch on L3 cache miss
 - Quantum based (every thousands of cycles)
- Fine grained
 - Cycle by cycle
 - Thornton, "CDC 6600: Design of a Computer," 1970.
 - Burton Smith, "A pipelined, shared resource MIMD computer," ICPP 1978. Seminal paper that shows that using multi-threading can avoid branch prediction.

When to Switch?

- Coarse grained
 - Event based, e.g., switch on L3 cache miss
 - Quantum based (every thousands of cycles)
- Fine grained
 - Cycle by cycle
 - Thornton, "CDC 6600: Design of a Computer," 1970.
 - Burton Smith, "A pipelined, shared resource MIMD computer," ICPP 1978. Seminal paper that shows that using multi-threading can avoid branch prediction.


Either way, need to save/restore thread context upon switching

Today


- Shared variables in multi-threaded programming
 - Mutual exclusion using semaphore
 - Deadlock
- Thread-level parallelism
 - Amdahl's Law: performance model of parallel programs
- Hardware support for multi-threading
 - Single-core
 - Hyper-threading
 - Multi-core
 - Cache coherence

Single-Core Internals

- Typically has multiple function units to allow for issuing multiple instructions at the same time
- Called "Superscalar" Microarchitecture



Conventional Multi-threading



Conventional Multi-threading


Functional Units













Hyper-threading

- Intel's terminology. More commonly known as: Simultaneous Multithreading (SMT)
- Replicate enough hardware structures to process K instruction streams
- K copies of all registers. Share functional units



Hyper-threading


- Intel's terminology. More commonly known as: Simultaneous Multithreading (SMT)
- Replicate enough hardware structures to process K instruction streams
- K copies of all registers. Share functional units




Conventional Multi-threading vs. Hyper-threading

Conventional Multi-threading

Hyper-threading







Conventional Multi-threading vs. Hyper-threading

Conventional Multi-threading

Hyper-threading







Multiple threads actually execute in parallel (even with one single core)

Conventional Multi-threading vs. Hyper-threading

Conventional Multi-threading

Hyper-threading






Multiple threads actually execute in parallel (even with one single core)

No/little context switch overhead

Today

- Shared variables in multi-threaded programming
 - Mutual exclusion using semaphore
 - Deadlock
- Thread-level parallelism
 - Amdahl's Law: performance model of parallel programs
- Hardware support for multi-threading
 - Single-core
 - Hyper-threading
 - Multi-core
 - Cache coherence


Typical Multi-core Processor



- Traditional multiprocessing: symmetric multiprocessor (SMP)
- Every core is exactly the same. Private registers, L1/L2 caches, etc.
- Share L3 (LLC) and main memory

Asymmetric Multiprocessor (AMP)

• Offer a large performance-energy trade-off space



Performance

Asymmetric Chip-Multiprocessor (ACMP)

• Already used in commodity devices (e.g., Samsung Galaxy S6, iPhone 7)



Combine Multi-core with Hyper-threading

- Common for laptop/desktop/server machine. E.g., 2 physical cores, each core has 2 hyper-threads => 4 virtual cores.
- Not for mobile processors (Hyper-threading costly to implement)

CPU-Z				Ŀ	. 🗆 🗙	
CPU Cache	s Mainboar	d Memory	SPD 0	Graphics Be	nch About	
Processor			-			
Name	Intel Core i3					
Code Name	Skyla	Skylake Max TDP 65.0 W				
Package	Socket 1151LGA CORE 13					
Technology	14 nm	Core Voltage	1.37	76 V	and the second second	
Specification	Specification Intel(R) Core(TM) i3-6100 CPU @ 3.70GHz					
Family	6	Model	E	Steppin	g 3	
Ext. Family	6	Ext. Model SE		Revisio	n R0	
Instructions MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, EM64T, VT-x, AES, AVX, AVX2, FMA3						
Clocks (Core	#0)	Cad	he			
Core Speed	4439.81	MHZ L10	L1Data 2 x 32		s 8-way	
Multiplier	x 37.0 (8	·37) L11	L1 Inst. 2 x 32 KB		s 8-way	
Bus Speed	120.00 N	Hz Lev	evel 2 2 x 256 KBytes		s 4-way	
Rated FSB		Le	3	3 MBytes	12-way	
Selection Processor #1 Cores 2 Threads 4						
CPU-Z	Ver. 1.76.0.3	64 Tools		Validate	Core	


Today

- Shared variables in multi-threaded programming
 - Mutual exclusion using semaphore
 - Deadlock
- Thread-level parallelism
 - Amdahl's Law: performance model of parallel programs
- Hardware support for multi-threading
 - Single-core
 - Hyper-threading
 - Multi-core
 - Cache coherence


• Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.

- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.


- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.




- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.
- Each read should receive the value last written by anyone




- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.
- Each read should receive the value last written by anyone
- **Basic question**: If multiple cores access the same data, how do they ensure they all see a consistent state?




- Without cache, the issue is (theoretically) solvable by using mutex.
- ...because there is only one copy of x in the entire system. Accesses to x in memory are serialized by mutex.




• What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)





• What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)





• What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)














• **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.

- **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Key idea: ensure multiple copies have same value, i.e., coherent


- **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Key idea: ensure multiple copies have same value, i.e., coherent
- **How?** Two options:

- **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Key idea: ensure multiple copies have same value, i.e., coherent
- **How?** Two options:
 - Update: push new value to all copies (in other caches)

- **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Key idea: ensure multiple copies have same value, i.e., coherent
- **How?** Two options:
 - Update: push new value to all copies (in other caches)
 - Invalidate: invalidate other copies (in other caches)


Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**

Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**

Below: State Transition for x in C2's cache; Syntax: Event/Action




Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**


Below: State Transition for x in C2's cache; Syntax: Event/Action

C2 C1 1000 Bus S Μ 1000 Х Main Memory

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**


Below: State Transition for x in C2's cache; Syntax: Event/Action






Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**

Below: State Transition for x in C2's cache; Syntax: Event/Action



Read: x Read: x



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**

Below: State Transition for x in C2's cache; Syntax: Event/Action

C1 C2 1000 PrRd/BusRd Bus S Μ 1000 Х BusRd/Supply Data Main Memory

Read: x Read: x

Associate each cache line with 3 states: Modified, Invalid, Shared

Μ

Below: State Transition for x in C2's cache; Syntax: Event/Action


PrRd/BusRd

S

C1 C2 1000 1000 Bus 1000 Х BusRd/Supply Data Main Memory


Read: x Read: x

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x




Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action

Read: x Read: x




Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x Read: x




Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x

Read: x



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action

Read: x Read: x Read: x




Read: x

Read: x


Read: x

Write: x = 5000

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action




Read: x

Read: x

Write: x = 5000

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action




Read: x

Read: x

Write: x = 5000

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action




Read: x


Write: x = 5000

Read: x Read: x


Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x Read: x Read: x Write: x = 5000



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x Read: x Read: x Write: x = 5000




Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x Read: x Read: x Write: x = 5000




Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**

Below: State Transition for x in C2's cache; Syntax: Event/Action




Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**

Below: State Transition for x in C2's cache; Syntax: Event/Action




Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**


Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**


Below: State Transition for x in C2's cache; Syntax: Event/Action






Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**


Below: State Transition for x in C2's cache; Syntax: Event/Action





Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared**

Below: State Transition for x in C2's cache; Syntax: Event/Action



C2 C1 7000 Bus 1000Х Main Memory

Readings: Cache Coherence

- Most helpful
 - Culler and Singh, Parallel Computer Architecture
 - Chapter 5.1 (pp 269 283), Chapter 5.3 (pp 291 305)
 - Patterson&Hennessy, Computer Organization and Design
 - Chapter 5.8 (pp 534 538 in 4th and 4th revised eds.)
 - Papamarcos and Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," ISCA 1984.

Also very useful

- Censier and Feautrier, "A new solution to coherence problems in multicache systems," IEEE Trans. Computers, 1978.
- Goodman, "Using cache memory to reduce processor-memory traffic," ISCA 1983.
- Laudon and Lenoski, "The SGI Origin: a ccNUMA highly scalable server," ISCA 1997.
- Martin et al, "Token coherence: decoupling performance and correctness," ISCA 2003.
- Baer and Wang, "On the inclusion properties for multi-level cache hierarchies," ISCA 1988.

• Hardware-guaranteed cache coherence is complex to implement.

- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?

- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?
- Key: ISA must provide cache flush/invalidate instructions
 - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
 - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
 - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.

- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?
- Key: ISA must provide cache flush/invalidate instructions
 - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
 - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
 - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.
- Classic example: TLB
 - Hardware does not guarantee that TLBs of different core are coherent
 - ISA provides instructions for OS to flush PTEs
 - Called "TLB shootdown"

- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?
- Key: ISA must provide cache flush/invalidate instructions
 - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
 - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
 - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.
- Classic example: TLB
 - Hardware does not guarantee that TLBs of different core are coherent
 - ISA provides instructions for OS to flush PTEs
 - Called "TLB shootdown"

Take CSC 251/ECE 204 to learn more about advanced computer architecture concepts.