CSC 252: Computer Organization Spring 2019: Lecture 12

Instructor: Yuhao Zhu

Department of Computer Science University of Rochester

Action Items:

Assignment 3 is due March 1, midnight

Announcement

- Programming Assignment 3 is due on March 1, midnight
- Mid-term exam: March 7; in class
- Past exam & Problem set: <u>http://www.cs.rochester.edu/courses/</u>
 <u>252/spring2019/handouts.html</u>



- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter

- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter
- Every state is essentially some bits that are stored/loaded.

- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter
- Every state is essentially some bits that are stored/loaded.
- Think of the program execution as an FSM.

- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter
- Every state is essentially some bits that are stored/loaded.
- Think of the program execution as an FSM.
- The hardware must provide mechanisms to load and store bits.

- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter
- Every state is essentially some bits that are stored/loaded.
- Think of the program execution as an FSM.
- The hardware must provide mechanisms to load and store bits.
- There are many different ways to store bits. They have trade-offs.

Build a 1-Bit Storage



- What I would like:
 - D is the data I want to store (0 or 1)
 - C is the control signal
 - When C is 1, Q becomes D (i.e., storing the data)
 - When C is 0, Q doesn't change with D (data stored)

Bistable Element



q = 0 or 1

Bistable Element





Bistable Element







Bistable Element









Bistable Element











Bistable Element

















Storing 1





















Holding Data





Holding Data



If C == 0, Q+ doesn't change with d



Latching





Latching





Latching







Latching





Latching







Latching





Latching





Latching

Changing D



• When you want to store d, you have to first set C to 1, and then set d

Latching



- When you want to store d, you have to first set C to 1, and then set d
- There is a propagation delay of the combinational circuit from D to Q+ and Q-. So hold C for a while until the signal is fully propagated

Latching



- When you want to store d, you have to first set C to 1, and then set d
- There is a propagation delay of the combinational circuit from D to Q+ and Q-. So hold C for a while until the signal is fully propagated
- Then set C to 0. Value latched depends on value of D as C goes to 0

Latching



- When you want to store d, you have to first set C to 1, and then set d
- There is a propagation delay of the combinational circuit from D to Q+ and Q-. So hold C for a while until the signal is fully propagated
- Then set C to 0. Value latched depends on value of D as C goes to 0
- D-latch is *transparent* when **C** is 1
D-Latch is "Transparent"

Latching

Changing D



- When you want to store d, you have to first set C to 1, and then set d
- There is a propagation delay of the combinational circuit from D to Q+ and Q-. So hold C for a while until the signal is fully propagated
- Then set C to 0. Value latched depends on value of D as C goes to 0
- D-latch is *transparent* when **C** is 1
- D-latch is "*level-triggered*" b/c **Q** changes as the voltage level of **C** rises.



























Registers

Structure



- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal

Registers

Structure



- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal









- Stores data bits
- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register



- Stores data bits
- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register



- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer



- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer





- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer





- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer



• Cycle time of a clock signal: the time duration between two rising edges.



• Cycle time of a clock signal: the time duration between two rising edges.



- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.



- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz



- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz
 - The cycle time is $1/10^9 = 1$ ns



• A register file consists of a set of registers that you can individual read from and write to.



- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out



- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out



- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out



- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out



- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value


- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value



- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value



- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value





- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value



- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value
- How do we build a register file out of individual registers??



Register File Read

• Continuously read a register independent of the clock signal



Register File Read

• Continuously read a register independent of the clock signal









• Only write the a specific register when the clock rises. How??



• Only write the a specific register when the clock rises. How??



Decoder

W1	W0	C3	C2	C1	C 0
0	0	0	0	0	
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

_C3

Decoder

W1	W0	C 3	C2	C1	C 0	W0
0	0	0	0	0	1	W1
0	1	0	0	1	0	
1	0	0	1	0	0	
1	1	1	0	0	0	

C0 = !W1 & !W0 C1 = !W1 & W0 C2 = W1 & !W0C3 = W1 & W0

17

-C0

-C1

_C2

_C3

Decoder

W1	W0	C3	C2	C1	C 0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

C0 = !W1 & !W0 C1= !W1 & W0 C2 = W1 & !W0 C3 = W1 & W0















 This implementation can read 1 register and write 1 register at the same time: 1 read port and 1 write port

• What if we want to read multiple registers at the same time?



• What if we want to read multiple registers at the same time?



• What if we want to read multiple registers at the same time?



• Is this correct? What if we don't want to write anything?



• Is this correct? What if we don't want to write anything?



- How does the processor execute addq <code>%rax,%rsi</code>
- The binary encoding is 60 06



- How does the processor execute addq <code>%rax,%rsi</code>
- The binary encoding is 60 06









• How does the processor execute addq <code>%rax,%rsi</code>



22






















• Logic 1: if (s0 == 6) select = s1;



• Logic 1: if (s0 == 6) select = s1;



• Logic 1: if (s0 == 6) select = s1;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?



23

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?

How do these logics get implemented?

23



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?

How do these logics get implemented?



- When the rising edge of the clock arrives, the RF/PC/Flags will be written.
- So the following has to be ready: newData, nPC, which means Logic1, Logic2, Logic3, and Logic4 has to finish.

