CSC 252: Computer Organization Spring 2019: Lecture 14

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester

Action Items:

Mid-term on Thursday, this room, 75 mins

Announcements

- Lab 2 grades are out. Talk to Yu if you saw issues.
- Thursday office hours canceled. Traveling to meetings.


Announcements

- Lab 2 grades are out. Talk to Yu if you saw issues.
- Thursday office hours canceled. Traveling to meetings.
- Mid-term exam: March 7; in class.
- Past exam and problem set: http://www.cs.rochester.edu/courses/252/spring2019/handouts.html


Announcements

- Lab 2 grades are out. Talk to Yu if you saw issues.
- Thursday office hours canceled. Traveling to meetings.
- Mid-term exam: March 7; in class.
- Past exam and problem set: http://www.cs.rochester.edu/courses/252/spring2019/handouts.html
- Open book test: any sort of paper-based product, e.g., book, notes, magazine, old tests.
- Exams are designed to test your ability to apply what you have learned and not your memory (though a good memory could help).
- Nothing electronic, including laptop, cell phone, calculator, etc.
- **Nothing biological**, including your roommate, husband, wife, your hamster, another professor, etc.
- "I don't know" gets 15% partial credit. Must erase everything else.


Single-Cycle Microarchitecture





Single-Cycle Microarchitecture



Single-Cycle Microarchitecture









System Characteristics


• Computation requires total of 300 picoseconds




- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register




- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Delay for each instruction: 320 ps




- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Delay for each instruction: 320 ps
- The cycle time of the clock has to be at least 320 ps




- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Delay for each instruction: 320 ps
- The cycle time of the clock has to be at least 320 ps
- Throughput (how many operations can the system handle in a second): 3.12 Giga Instructions Per Second (GIPS)






System Characteristics


Can push a new instruction every 120 ps




- Can push a new instruction every 120 ps
- The cycle time could be reduced to 120 ps





- Can push a new instruction every 120 ps
- The cycle time could be reduced to 120 ps
- Delay for each instruction: 360 ps (60 ps in loading registers)





- Can push a new instruction every 120 ps
- The cycle time could be reduced to 120 ps
- Delay for each instruction: 360 ps (60 ps in loading registers)
- Throughput (how many operations can the system handle in a second): 8.33 Giga Instructions Per Second (GIPS)
























Pipeline Trade-offs


- Pros:Increase throughput. Can process more instructions in a given time span.
- Cons: Increase latency as new registers are needed between pipeline stages.





























Solution 1: Further pipeline the slow stages




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




Data sent to copy 1 in odd cycles and to copy 2 in even cycles.



- Data sent to copy 1 in odd cycles and to copy 2 in even cycles.
- This is called 2-way interleaving. Effectively the same as pipelining Comb. logic B into two sub-stages.



- Data sent to copy 1 in odd cycles and to copy 2 in even cycles.
- This is called 2-way interleaving. Effectively the same as pipelining Comb. logic B into two sub-stages.
- The cycle time is reduced to 70 ps (as opposed to 120 ps) at the cost of extra hardware.



Pipeline Stages

Fetch

- Select current PC
- Read instruction
- Compute incremented PC

Decode

Read program registers

Execute


Operate ALU

Memory

Read or write data memory

Write Back

Update register file



Today: Making the Pipeline Really Work

- Control Dependencies
 - What is it?
 - Software mitigation: Inserting Nops
 - Software mitigation: Delay Slots
- Data Dependencies
 - What is it?
 - Software mitigation: Inserting Nops

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken F
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax

jne L1

irmovq $1, %rax

F D

irmovq $4, %rax

# Fall Through

irmovq $4, %rax

# Target

irmovq $3, %rax

# Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken  F D
nop
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- Definition: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken  F D E
nop
irmovq $1, %rax  # Fall Through
irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
                                   F
                                      D
                                            M
    jne L1
                      # Not taken
                                         F
                                            D
    nop
                                            F
    nop
    irmovq $1, %rax # Fall Through
    irmovq $4, %rcx # Target
L1
    irmovq $3, %rax
                      # Target + 1
```


- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
                                    F
                                       D
                                            M
                                               W
    jne L1
                       # Not taken
                                       F
                                               M
                                          F
                                               Ε
    nop
    nop
                                               D
    irmovq $1, %rax # Fall Through
                                               F
    irmovq $4, %rcx # Target
L1
    irmovq $3, %rax
                       # Target + 1
```

- Definition: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken  F D E M
nop
nop
irmovq $1, %rax  # Fall Through
irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```


- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage




Control Dependency: Return Example

```
0 \times 0 0 0 :
           irmovq Stack, %rsp
                                 # Intialize stack pointer
0 \times 0.0 a:
           call p
                                 # Procedure call
           irmovq $5,%rsi
0 \times 013:
                                 # Return point
0 \times 0.1 d:
           halt
0x020: p: irmovq $-1,%rdi
                                 # procedure
0 \times 0.2a:
           ret
0x02b:
                                 # Should not be executed
           irmovq $1,%rax
           irmovq $2,%rcx
0x035:
                                 # Should not be executed
0x03f:
           irmovq $3,%rdx
                                 # Should not be executed
0 \times 049:
           irmovq $4,%rbx
                                 # Should not be executed
0 \times 100: Stack:
                                 # Stack: Stack pointer
```

Control Dependency: Correct Return





```
3 4 5
                                                        7 8
    xorq %rax, %rax
                                       F
                                          D
                                             Ε
                                                М
                                                    W
    jne L1
                                                 Ε
                                                    M
                                                       W
                         Can we make use of
    nop
                                             F
                                                    Ε
                                                          W
                                                 D
                                                       M
                         the 2 wasted slots?
    nop
                                                    D
                                                       Ε
                                                          M
                                                             W
                                                    F
    irmova $1, %rax
                         # Fall Through
                                                          Ε
                                                             M
                                                                W
L1
    irmovq $4, %rcx
                         # Target
                                                       F
                                                             Ε
                                                                М
    irmovq $3, %rax
                         # Target + 1
                                                          F
                                                             D
                                                                Ε
                                    if (cond) {
                                       do A();
                                    } else {
                                       do B();
                                    do C();
```

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                    M
                                                       W
     ine L1
                                             F
                                                    Ε
                                                          W
                                                       M
                           Can we make use of
     nop
                                                F
                                                    D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                              М
                                                                 W
     irmovg $1, %rax
                                                       F
                           # Fall Through
                                                              Ε
                                                                 M
                                                                    W
L1
     irmovq $4, %rcx
                           # Target
                                                           F
                                                                 Ε
                                                              D
                                                                    М
                           # Target + 1
     irmovq $3, %rax
                                                              F
                                                                 D
                                                                    Ε
```

Have to make sure do_C doesn't depend on do A and do B!!!

```
if (cond) {
   do_A();
} else {
   do_B();
}
do_C();
```

5

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                    M
                                                       W
    ine L1
                                             F
                                                    Ε
                                                       M
                                                          W
                          Can we make use of
     nop
                                                F
                                                       Ε
                                                             W
                                                    D
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                             М
                                                                 W
     irmovg $1, %rax
                                                       F
                           # Fall Through
                                                              Ε
                                                                 M
                                                                    W
L1
    irmovq $4, %rcx
                           # Target
                                                          F
                                                                 Ε
                                                              D
                                                                    М
                           # Target + 1
    irmovq $3, %rax
                                                              F
                                                                 D
                                                                    Ε
```

5

7 8

```
do_C();
if (cond) {
   do_A();
} else {
   do_B();
}
```

```
xorq %rax, %rax
                                         F
                                             D
                                                Ε
                                                   M
                                                      W
     ine L1
                                                   Ε
                                                          W
                                                      M
                          Can we make use of
     nop
                                                F
                                                   D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                      D
                                                          Ε
                                                             М
                                                                W
     irmovg $1, %rax
                          # Fall Through
                                                       F
                                                             Ε
                                                                M
                                                                   W
L1
    irmovq $4, %rcx
                          # Target
                                                                Ε
                                                                    М
    irmovq $3, %rax
                          # Target + 1
                                                             F
                                                                D
                                                                    Ε
```

3 4 5

7 8

```
do_C();
    add A, B

if (cond) {
    do_A();
    sub E, F

} else {
        jle 0x200

        do_B();
        add A, C
}
```

```
xorq %rax, %rax
                                         F
                                             D
                                                Ε
                                                   М
                                                      W
     ine L1
                                                   Ε
                                                          W
                                                      M
                          Can we make use of
     nop
                                                F
                                                   D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                             М
                                                                W
     irmovg $1, %rax
                          # Fall Through
                                                       F
                                                             Ε
                                                                M
                                                                    W
L1
    irmovq $4, %rcx
                          # Target
                                                                 Ε
                                                                    М
    irmovq $3, %rax
                           # Target + 1
                                                             F
                                                                 D
                                                                    Ε
```

```
do_C();
if (cond) {
   do_A();
} else {
   do_B();
}
```

```
add A, B add A, B sub E, F sub E, F jle 0x200 jle 0x200 or C, D add A, C add A, C
```

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                   М
                                                       W
     ine L1
                                                    Ε
                                                          W
                                                       M
                          Can we make use of
     nop
                                                F
                                                   D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                             M
                                                                W
     irmovg $1, %rax
                           # Fall Through
                                                       F
                                                              Ε
                                                                 M
                                                                    W
L1
    irmovq $4, %rcx
                           # Target
                                                                 Ε
                                                                    М
    irmovq $3, %rax
                             Target + 1
                                                              F
                                                                 D
                                                                    Ε
```

```
do_C();
if (cond) {
   do_A();
} else {
   do_B();
}
```

```
add A, B add A, B

or C, D sub E, F

sub E, F jle 0x200

jle 0x200 or C, D

add A, C add A, C

Why don't we move the sub instruction?
```

Resolving Control Dependencies

Software Mechanisms

- Adding NOPs: requires compiler to insert nops, which also take memory space — not a good idea
- Delay slot: insert instructions that do not depend on the effect of the preceding instruction. These instructions will execute even if the preceding branch is taken — old RISC approach

Hardware mechanisms

- Stalling
- Branch Prediction
- Return Address Stack
- We will discuss them more later

```
1 irmovq $50, %rax
2 addq %rax, %rbx
3 mrmovq 100(%rbx), %rdx
```


```
1 irmovq $50, %rax
2 addq %rax, %rbx
3 mrmovq 100(%rbx), %rdx
```

```
1 irmovq $50, %rax
2 addq %rax, %rbx
3 mrmovq 100(%rbx), %rdx
```

```
1 irmovq $50, %rax
2 addq %rax, %rbx
3 mrmovq 100(%rbx), %rdx
```

- Result from one instruction used as operand for another
 - Read-after-write (RAW) dependency
- Very common in actual programs
- Must make sure our pipeline handles these properly
 - Get correct results
 - Minimize performance impact


Data Dependencies in Single-Cycle Machines



In Single-Cycle Implementation:

Each operation starts only after the previous operation finishes.
 Dependency always satisfied.


Data Dependencies in Pipeline Machines



Data Hazards happen when:

Result does not feed back around in time for next operation

Data Dependencies in Pipeline Machines



Data Hazards happen when:

Result does not feed back around in time for next operation

Data Dependencies: No Nop


0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt

Remember registers get updated in the Write-back stage



Data Dependencies: No Nop

0x000: irmovq \$10,%rdx


0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt

Remember registers get updated in the Write-back stage

addq reads wrong %rdx and %rax



Data Dependencies: 1 Nop

0x000: irmovq \$10,%rdx


0x00a: irmovq \$3,%rax

0x014: nop

0x015: addq %rdx,%rax

0x017: halt

addq still reads wrong %rdx and %rax



Data Dependencies: 2 Nop's

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax


0x014: nop

0x015: nop


0x016: addq %rdx,%rax

0x018: halt

addq reads the correct %rdx, but %rax still wrong




Data Dependencies: 3 Nop's



W

 $R[%rax] \leftarrow 3$

addq reads the correct %rdx and %rax



10

11

Resolving Data Dependencies

- Software Mechanisms
 - Adding NOPs: requires compiler to insert nops, which also take memory space — not a good idea
- Hardware mechanisms
 - Stalling
 - Forwarding
 - Out-of-order execution
- We will discuss them more later

Branch Prediction

Static Prediction

- Always Taken
- Always Not-taken

Dynamic Prediction

Dynamically predict taken/not-taken for each specific jump instruction

If prediction is correct: pipeline moves forward without stalling

If mispredicted: kill mis-executed instructions, start from the correct target

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

```
cmpq %rsi,%rdi
  jle .corner_case
  <do_A>
.corner_case:
    <do_B>
    ret
```

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

Observation: Two uses of jumps

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

Strategy:

- Forward jumps (i.e., if-else): always predict not-taken
- Backward jumps (i.e., loop): always predict taken

Knowing branch prediction strategy helps us write faster code

- Any difference between the following two code snippets?
- What if you know that hardware uses the always non-taken branch prediction?

```
if (cond) {
   do_A()
   do_B()
} else {
   do_B()
   do_A()
}
```

- Simplest idea:
 - If last time taken, predict taken; if last time not-taken, predict not-taken
 - Called 1-bit branch predictor
 - Works nicely for loops

- Simplest idea:
 - If last time taken, predict taken; if last time not-taken, predict not-taken
 - Called 1-bit branch predictor
 - Works nicely for loops

```
for (i=0; i < 5; i++) {...}
```

Simplest idea:

- If last time taken, predict taken; if last time not-taken, predict not-taken
- Called 1-bit branch predictor
- Works nicely for loops

for
$$(i=0; i < 5; i++) {...}$$

Iteration #1	0	1	2	3	4
Predicted Outcome	N	Т	Т	Т	Т
Actual Outcome	Т	Т	Т	Т	N

Simplest idea:

- If last time taken, predict taken; if last time not-taken, predict not-taken
- Called 1-bit branch predictor
- Works nicely for loops

for
$$(i=0; i < 5; i++) {...}$$

Iteration #1	0	1	2	3	4
Predicted Outcome	N	Т	Т	Т	_
Actual Outcome	T	Т	Т	Т	Ν

- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind

- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind

for
$$(i=0; i < 5; i++) {...}$$


Predict with 1-bit	N	Т	Т	Т	Т
Actual Outcome	Т	Т	Т	Т	Ν
Predict with 2-bit	N	N	Т	Т	Т


- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind

for
$$(i=0; i < 5; i++) {...}$$

Predict with 1-bit	N	Т	Т	Т	Т	N	Т	Т	Т	Т
Actual Outcome	Т	Т	Т	Т	N	Т	Τ	Т	Т	Ν
Predict with 2-bit	N	N	Т	Т	т	Т	Т	Т	Т	T

- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind





- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind

for
$$(i=0; i < 5; i++) {...}$$

