CSC 252: Computer Organization Spring 2020: Lecture 10

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester


Announcement


- Programming assignment 3 is out
 - Details: https://www.cs.rochester.edu/courses/252/spring2020/labs/assignment3.html
 - Due on **Feb. 28**, 11:59 PM
 - You (may still) have 3 slip days

17	18	19	20	21	22
	Today				
	·				
24	25	26	27	28	29
				Due	


Announcement

- Programming assignment 3 is in x86 assembly language. Seek help from TAs.
- TAs are best positioned to answer your questions about programming assignments!!!
- Programming assignments do NOT repeat the lecture materials.
 They ask you to synthesize what you have learned from the lectures and work out something new.






ret, call
movq, addq
jmp, jne



```
movq %rsi, %rax
imulq %rdx, %rax
jmp .done
```


ret, call
movq, addq
jmp, jne



```
int, float
if, else
+, -, >>
```

```
movq %rsi, %rax
imulq %rdx, %rax
jmp .done
```

ret, call
movq, addq
jmp, jne




```
int, float
if, else
+, -, >>
```

```
movq %rsi, %rax
imulq %rdx, %rax
jmp .done
```

ret, call
movq, addq
jmp, jne

Logic gates




```
int, float
if, else
+, -, >>
```

```
movq %rsi, %rax
imulq %rdx, %rax
jmp .done
```


ret, call
movq, addq
jmp, jne

Logic gates


Transistors




 ISA is the interface between assembly programs and microarchitecture




- ISA is the interface between assembly programs and microarchitecture
- Assembly view:




- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?




- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?
 - Instructions are executed sequentially.



- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?
 - Instructions are executed sequentially.
- Microarchitecture view:



- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?
 - Instructions are executed sequentially.
- Microarchitecture view:
 - What hardware needs to be built to run assembly programs?



- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?
 - Instructions are executed sequentially.
- Microarchitecture view:
 - What hardware needs to be built to run assembly programs?
 - How to run programs as fast (energy-efficient) as possible?

		RF: Program registers		CC: Condition		Stat: Program status
%rax	%rsp	%r8	%r12	codes		
%rcx	%rbp	% r9	%r13	ZF SF C	F	DMEM: Memory
%rdx	%rsi	%r10	%r14	PC		
%rbx	%rdi	% r11				

 Processor state is what's visible to assembly programs. Also known as architecture state.

		RF: Program registers		CC: Condition	Stat: Program status
%rax	%rsp	% r8	%r12	codes	
%rcx	%rbp	% r9	%r13	ZF SF OF	DMEM: Memory
%rdx	%rsi	%r10	%r14	PC	
%rbx	%rdi	% r11			

- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits

		RF: Program registers			CC: Condition	Stat: Program status
%rax	%rsp	%r8	%r12	Ι.	codes	
%rcx	%rbp	% r9	%r13		ZF SF OF	DMEM: Memory
%rdx	%rsi	%r10	%r14	l _	PC	
%rbx	%rdi	%r11				

- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits
- Condition Codes: Single-bit flags set by arithmetic or logical instructions (ZF, SF, OF)

		RF: Program registers		CC: Condition		Stat: Program status
%rax	%rsp	%r8	%r12	codes	_	
%rcx	%rbp	% r9	%r13	ZF SF C	F	DMEM: Memory
%rdx	%rsi	%r10	%r14	PC		
%rbx	%rdi	%r11				

- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits
- Condition Codes: Single-bit flags set by arithmetic or logical instructions (ZF, SF, OF)
- Program Counter: Indicates address of next instruction

		RF: Program registers		CC: Condition		Stat: Program status
%rax	%rsp	%r8	%r12	codes	_	
%rcx	%rbp	% r9	%r13	ZF SF C	F	DMEM: Memory
%rdx	%rsi	%r10	%r14	PC		
%rbx	%rdi	%r11				

- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits
- Condition Codes: Single-bit flags set by arithmetic or logical instructions (ZF, SF, OF)
- Program Counter: Indicates address of next instruction
- Program Status: Indicates either normal operation or error condition

		RF: Program registers		CC: Condition	Stat: Program status
%rax	%rsp	% r8	%r12	codes	
%rcx	%rbp	% r9	%r13	ZF SF OF	DMEM: Memory
%rdx	%rsi	%r10	%r14	PC	
%rbx	%rdi	% r11			

- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits
- Condition Codes: Single-bit flags set by arithmetic or logical instructions (ZF, SF, OF)
- Program Counter: Indicates address of next instruction
- Program Status: Indicates either normal operation or error condition
- Memory
 - Byte-addressable storage array
 - Words stored in little-endian byte order

• Why do we need an ISA? Can we directly program the hardware?

- Why do we need an ISA? Can we directly program the hardware?
- Simplifies interface
 - Software knows what is available
 - Hardware knows what needs to be implemented

- Why do we need an ISA? Can we directly program the hardware?
- Simplifies interface
 - Software knows what is available
 - Hardware knows what needs to be implemented
- Abstraction protects software and hardware
 - Software can run on new machines
 - Hardware can run old software

- Why do we need an ISA? Can we directly program the hardware?
- Simplifies interface
 - Software knows what is available
 - Hardware knows what needs to be implemented
- Abstraction protects software and hardware
 - Software can run on new machines
 - Hardware can run old software
- Alternatives: Application-Specific Integrated Circuits (ASIC)
 - No instructions, (largely) not programmable, fixed-functioned, so no instruction fetch, decoding, etc.
 - So could be implemented extremely efficiently.
 - Examples: video/audio codec, (conventional) image signal processors, (conventional) IP packet router

Characteristics of a Good ISA

- x86 is just one kind of ISA; there are many (ARM, MIPS, etc.)
- Must be unambiguous
- Must be expressive
 - Easily describes all the algorithms that will run on this platform
- Instructions are used
 - Very complex instructions might not be used often
- (Relatively) easy to compile
- (Relatively) easy to implement well
 - Has to be implementable
 - And, implementation provides good performance, cost, etc.
- ISAs often highly reliant on microarchitecture and vice-versa
 - Some ISAs easy to implement on some microarchitectures
 - Some microarchitectures make some instructions easy to implement

- Fewer instructions
 - Pros?
 - Cons?

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c*;

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c* ;
 - Mem[b] = Mem[b] Mem[a]; if $(Mem[b] \le 0)$ goto c

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c* ;
 - Mem[b] = Mem[b] Mem[a]; if $(Mem[b] \le 0)$ goto c
- Number of registers per instruction

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c* ;
 - Mem[b] = Mem[b] Mem[a]; if $(Mem[b] \le 0)$ goto c
- Number of registers per instruction
 - Affect number of bits per instruction

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c* ;
 - Mem[b] = Mem[b] Mem[a]; if $(Mem[b] \le 0)$ goto c
- Number of registers per instruction
 - Affect number of bits per instruction
 - Affect number of registers the microarchitecture has to implement

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c* ;
 - Mem[b] = Mem[b] Mem[a]; if $(Mem[b] \le 0)$ goto c
- Number of registers per instruction
 - Affect number of bits per instruction
 - Affect number of registers the microarchitecture has to implement
 - How many?? Zero, One, Two, Three, Four, ...

Number of Registers Per Instruction

• To implement C = A + B, how many registers should an ISA provide?

- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC

- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC
- One (implied)
 - Accumulator-based machine
 - LOAD AddrA; ADD AddrB; STORE AddrC

- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC
- One (implied)
 - Accumulator-based machine
 - LOAD AddrA; ADD AddrB; STORE AddrC
- Two (same register, src and dest), e.g., x86
 - One source is destination
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R1, R2; STORE R1, AddrC

- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC
- One (implied)
 - Accumulator-based machine
 - LOAD AddrA; ADD AddrB; STORE AddrC
- Two (same register, src and dest), e.g., x86
 - One source is destination
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R1, R2; STORE R1, AddrC
- Three
 - Current (D = S1 OP S2)
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R3, R1, R2; STORE R3, AddrC

- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC
- One (implied)
 - Accumulator-based machine
 - LOAD AddrA; ADD AddrB; STORE AddrC
- Two (same register, src and dest), e.g., x86
 - One source is destination
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R1, R2; STORE R1, AddrC
- Three
 - Current (D = S1 OP S2)
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R3, R1, R2; STORE R3, AddrC
- Four and above

Today: Instruction Encoding

- How to translate assembly instructions to binary
 - Essentially how an assembler works
- Using the Y86-64 ISA: Simplified version of x86-64

How are Instructions Encoded in Binary?

- Remember that instructions are stored in memory as bits (just like data)
- Each instruction is fetched (according to the address specified in the PC), decoded, and executed by the CPU
- The ISA defines the format of an instruction (syntax) and its meaning (semantics)
- Idea: encode the two major fields, opcode and operand, separately in bits.
 - The OPCODE field says what the instruction does (e.g. ADD)
 - The OPERAND field(s) say where to find inputs and outputs

Y86-64 Instructions


```
halt
nop
cmovXX rA, rB
irmovq V, rB
rmmovq rA, D(rB)
mrmovq D(rB), rA
OPq rA, rB
jxx Dest
call Dest
ret
pushq rA
```


popq rA


Y86-64 Instructions


```
halt
nop
cmovXX rA, rB
irmovq V, rB
rmmovq rA, D(rB)
mrmovq D(rB), rA
OPq rA, rB
                                                               j1
jxx Dest ⊶
call Dest
                                                               jne
ret
pushq rA
popq rA
```

Y86-64 Instructions










• 27 Instructions, so need 5 bits for encoding the operand



- 27 Instructions, so need 5 bits for encoding the operand
- Or: group similar instructions, use one opcode for them, and then use one more bit to indicate specific instructions within a group.

```
halt
nop
cmovXX rA, rB
irmova V, rB
rmmovq rA, D(rB)
mrmovq D(rB), rA
OPq rA, rB
jxx Dest
call Dest
ret
pushq rA
popq rA
```

```
addq
subq
           rrmovq
andq
           cmovle
xorq
           cmovl
jmp
           cmove
ile
            cmovne
j1
           cmovge
jе
            cmovq
```

jne

jge

jg

- 27 Instructions, so need 5 bits for encoding the operand
- Or: group similar instructions, use one opcode for them, and then use one more bit to indicate specific instructions within a group.
- E.g., 12 categories, so 4 bits

```
halt
nop
cmovXX rA, rB
irmova V, rB
rmmovq rA, D(rB)
mrmovq D(rB), rA
OPa rA, rB
jxx Dest
call Dest
ret
pushq rA
popq rA
```


```
addq
subq
           rrmova
andq
           cmovle
xorq
           cmovl
jmp
           cmove
ile
           cmovne
i1
           cmovge
jе
           cmovg
jne
```

jge

jg

- 27 Instructions, so need 5 bits for encoding the operand
- Or: group similar instructions, use one opcode for them, and then use one more bit to indicate specific instructions within a group.
- E.g., 12 categories, so 4 bits
- There are four instructions within the OPq category, so additional
 2 bits. Similarly, 3 more bits for jxx and cmovxx, respectively.

```
halt
nop
cmovXX rA, rB
irmova V, rB
rmmovq rA, D(rB)
mrmovq D(rB), rA
OPa rA, rB
jxx Dest
call Dest
ret
pushq rA
popq rA
```



jge

jg

- 27 Instructions, so need 5 bits for encoding the operand
- Or: group similar instructions, use one opcode for them, and then use one more bit to indicate specific instructions within a group.
- E.g., 12 categories, so 4 bits
- There are four instructions within the OPq category, so additional 2 bits. Similarly, 3 more bits for jXX and cmovXX, respectively.
- Which one is better???

Byte halt nop cmovXX rA, rB fn irmova V, rB rmmovq rA, D(rB)mrmovq D(rB), rAOPa rA, rB fn jxx Dest fn call Dest ret pushq rA popq rA

- Design decision chosen by the textbook authors (don't have to be this way!)
 - Use 4 bits to encode the instruction category
 - Another 4 bits to encode the specific instructions within a category
 - So 1 bytes for encoding operand
 - Is this better than the alternative of using 5 bits without classifying instructions?
 - Trade-offs.

4

Encoding Registers

Each register has 4-bit ID

- Same encoding as in x86-64
- Register ID 15 (0xF) indicates "no register"

%rax	0
%rcx	1
%rdx	2
%rbx	3
%rsp	4
%rbp	5
%rsi	6
%rdi	7

% r8	8
%r9	9
%r10	A
% r11	В
%r12	С
%r13	D
% r14	E
No Register	F

Encoding Registers

popq rA

Byte	0	1	2	3	4	5	6	7	8	9
halt	0 0									
nop	1 0									
cmovXX rA, rB	2 fn	rA rB	3							
irmovq V, rB	3 0	F rB	3							
rmmovq rA, D(rB)	4 0	rA rB	3							
mrmovq D(rB), rA	5 0	rA rB	3							
OPq rA, rB	6 fn	rA rB	3							
jxx Dest	7 f n									
call Dest	8 0									
ret	9 0									
pushq rA	A 0	rA F								
. A										


Instruction Example

Addition Instruction

```
addq rA, rB 6 0 rA rB
```


- Add value in register rA to that in register rB
 - Store result in register rB
- Set condition codes based on result
- e.g., addq %rax, %rsi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

Instruction Example



- Add value in register rA to that in register rB
 - Store result in register rB
- Set condition codes based on result
- e.g., addq %rax, %rsi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

Instruction Example



- Add value in register rA to that in register rB
 - Store result in register rB
- Set condition codes based on result
- e.g., addq %rax, %rsi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

Arithmetic and Logical Operations

Add



Subtract (rA from rB)



And



Exclusive-Or

- Refer to generically as "OPq"
- Encodings differ only by "function code"
 - Low-order 4 bytes in first instruction word
- Set condition codes as side effect

Arithmetic and Logical Operations

Add addq rA, rB 6 0 rA rB

Subtract (rA from rB)



And

Exclusive-Or


- Refer to generically as "OPq"
- Encodings differ only by "function code"
 - Low-order 4 bytes in first instruction word
- Set condition codes as side effect


Arithmetic and Logical Operations


Subtract (rA from rB) subq rA, rB 6 1 rA rB And andg rA rB 6 2 rA rB


- Refer to generically as "OPq"
- Encodings differ only by "function code"
 - Low-order 4 bytes in first instruction word
- Set condition codes as side effect


Exclusive-Or




















Move Instruction Examples

Y86-64

```
irmovq $0xabcd, %rdx
```

Encoding: 30 82 cd ab 00 00 00 00 00 00

rrmovq %rsp, %rbx

Encoding: 20 43


mrmovq -12(%rbp),%rcx


Encoding: 50 15 f4 ff ff ff ff ff ff


rmmovq %rsi,0x41c(%rsp)


Encoding: 40 64 1c 04 00 00 00 00 00 00


Jump/Call Instructions














Jump Instructions

Jump Uncon	ditionally									
jmp Dest	7 0	Dest								
Jump When	Jump When Less or Equal									
jle Dest	7 1	Dest								
Jump When	Less									
jl Dest	7 2	Dest								
Jump When	Equal									
je Dest	7 3	Dest								
Jump When	Not Equal									
jne Dest	7 4	Dest								
Jump When	Greater or Equal									
jge Dest	7 5	Dest								
Jump When	Greater									
jg Dest	7 6	Dest								


Subroutine Call and Return




- Push address of next instruction onto stack
- Start executing instructions at Dest
- Like x86-64

ret 9 0

- Pop value from stack
- Use as address for next instruction
- Like x86-64






• The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?

Byte	0	1	2	3	4	5	6	7	8	9	
jxx Dest	7 f n			Dest (es	sentially	the tar	get add	ress)			jle .L4
call Dest	8 0		Dest (essentia	ally the	start add	dress of	the call	ee)		call foo

- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)



- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)
- Another alternative: have different encodings for jump/call, one with a short Dest field for short jumps and the other for long jumps.

Byte	0	1	2	3	4	5	6	7	8	9	
jxx Dest	7 fn		D	est (ess	entially [*]	the targ	et addre	ess)			jle .L4
call Dest	8 0		Dest (e	ssential	ly the sta	art addr	ess of th	ne callee	e)		call foo

- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)
- Another alternative: have different encodings for jump/call, one with a short Dest field for short jumps and the other for long jumps.
- Or: encode the relative address, not the absolute address
 - E.g., encode (.L4 current address) in Dest

Byte	0	1	2	3	4	5	6	7	8	9	
jxx Dest	7 fn		D	est (ess	entially	the targ	et addre	ss)			jle .L4
call Dest	8 0		Dest (e	ssential	ly the sta	art addr	ess of th	ne callee)		call foo

- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)
- Another alternative: have different encodings for jump/call, one with a short Dest field for short jumps and the other for long jumps.
- Or: encode the relative address, not the absolute address
 - E.g., encode (.L4 current address) in Dest
- Better yet, combines the above two ideas: short relative jump and long relative jump. This is what x86 and many other ISAs do. Elegant design.

Byte	0	1	2	3	4	5	6	7	8	9	
jxx Dest	7 fn		D	est (ess	entially t	he targ	et addre	ess)			jle .L4
call Dest	8 0		Dest (e	ssential	ly the sta	art addr	ess of th	ne callee	e)		call foo

- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)
- Another alternative: have different encodings for jump/call, one with a short Dest field for short jumps and the other for long jumps.
- Or: encode the relative address, not the absolute address
 - E.g., encode (.L4 current address) in Dest
- Better yet, combines the above two ideas: short relative jump and long relative jump. This is what x86 and many other ISAs do. Elegant design.
- What if you want to jump really far away from the current instruction?
 - Alternatives: indirect jump, use a combination of absolute + relative addresses ("Far jumps" in x86).

Miscellaneous Instructions



Don't do anything



- Stop executing instructions
- Usually can't be executed in the user mode, only by the OS
- Encoding ensures that program hitting memory initialized to zero will halt

How Does An Assemble Work?

- Translates assembly code to binary-encode
- Reads assembly program line by line, and translates according to the instruction format defined by an ISA



- It sometimes needs to make two passes on the assembly program to resolve forward references
 - E.g., forward branch target address



• X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).
- Advantages of variable length ISAs

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).
- Advantages of variable length ISAs
 - More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)


- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).
- Advantages of variable length ISAs
 - More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)
 - Can have arbitrary number of instructions: easy to add new inst.

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).
- Advantages of variable length ISAs
 - More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)
 - Can have arbitrary number of instructions: easy to add new inst.
- What is the down side?


- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).
- Advantages of variable length ISAs
 - More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)
 - Can have arbitrary number of instructions: easy to add new inst.
- What is the down side?
 - Fetch and decode are harder to implement. More on this later.

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).
- Advantages of variable length ISAs
 - More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)
 - Can have arbitrary number of instructions: easy to add new inst.
- What is the down side?
 - Fetch and decode are harder to implement. More on this later.
- A good writeup showing some of the complexity involved: http://www.c-jump.com/CIS77/CPU/x86/lecture.html

So far in 252...



So far in 252...




Today: Circuits Basics

- Transistors
- Circuits for computations
- Circuits for storing data

Overview of Circuit-Level Design

- Fundamental Hardware Requirements
 - Communication: How to get values from one place to another. Mainly three electrical wires.
 - Computation: transistors. Combinational logic.
 - Storage: transistors. Sequential logic.
- Circuit design is often abstracted as logic design

Digital Signals



- Extract discrete values from continuous voltage signal
- Simplest version: 1-bit signal
 - Either high range (1) or low range (0)
 - With guard range between them
- Not strongly affected by noise or low quality circuit elements
 - Can make circuits simple, small, and fast


MOS = Metal Oxide Semiconductor

• two types: n-type and p-type

MOS = Metal Oxide Semiconductor

• two types: n-type and p-type

n-type (NMOS)




Terminal #2 must be connected to GND (0V).

MOS = Metal Oxide Semiconductor

• two types: n-type and p-type

n-type (NMOS)

 when Gate has <u>positive</u> voltage, short circuit between #1 and #2 (switch <u>closed</u>)



Terminal #2 must be connected to GND (0V).


#1

MOS = Metal Oxide Semiconductor

two types: n-type and p-type

n-type (NMOS)

- when Gate has <u>positive</u> voltage, short circuit between #1 and #2 (switch <u>closed</u>)
- when Gate has <u>zero</u> voltage, open circuit between #1 and #2 (switch <u>open</u>)




Terminal #2 must be connected to GND (0V).

#1

p-type is *complementary* to n-type (PMOS)

- when Gate has <u>positive</u> voltage, open circuit between #1 and #2 (switch <u>open</u>)
- when Gate has <u>zero</u> voltage, short circuit between #1 and #2 (switch <u>closed</u>)





Terminal #1 must be connected to +1.2V


#1


CMOS Circuit


- Complementary MOS
- Uses both n-type and p-type MOS transistors
























In	Out
0	1
1	0





NOR Gate (NOT + OR)





A	В	С
0	0	1
0	1	0
1	0	0
1	1	0

Note: Serial structure on top, parallel on bottom.

Basic Logic Gates

