
CSC 252: Computer Organization Spring 2020: Lecture 18


Instructor: Yuhao Zhu


Department of Computer Science University of Rochester


Announcements


- Cache problem set: <u>https://www.cs.rochester.edu/</u> <u>courses/252/spring2020/handouts.html</u>
- Not to be turned in
- Assignment 4 soon to be released later today















Cache Access








Cache Access



Locate set


Check if any line in set


Direct mapped: One line per set Assume: cache block size 8 bytes





Address of char:


t bits	001	100












Direct mapped: One line per set Assume: cache block size 8 bytes



If tag doesn't match: old line is evicted and replaced

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],
1	[0 <u>00</u> 1 ₂],
7	[0 <u>11</u> 1 ₂],
8	[1 <u>00</u> 0 ₂],
0	[0 <u>00</u> 0 ₂]


	V	Tag	Line
Set 0	0	?	?
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	



t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

v Tag Line
Set 0 1 0 M[0-1]
The two bytes at memory address 0 and 1
Set 1 Set 2 Set 3 Set 3 Set 3 Set 3

t=1	s=2	b=1
Х	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

 v
 Tag
 Line

 Set 0
 1
 0
 M[0-1]

 Set 1
 The two bytes at memory address 0 and 1

 Set 2

 Set 3

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

v Tag Line
Set 0 1 0 M[0-1]
The two bytes at memory address 0 and 1
Set 1 Set 2 Set 3 Set 3 Set 3 Set 3

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	miss

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set


Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	miss


E = 2: Two lines per set Assume: cache block size 8 bytes

Address of short int:

t bits 0...01 100




E = 2: Two lines per set Assume: cache block size 8 bytes



E = 2: Two lines per set Assume: cache block size 8 bytes

Address of short int:


t bits



E = 2: Two lines per set

Assume: cache block size 8 bytes


Address of short int:



E = 2: Two lines per set

Assume: cache block size 8 bytes


Address of short int:



E = 2: Two lines per set

Assume: cache block size 8 bytes

Address of short int:




block offset

E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set

Assume: cache block size 8 bytes






short int (2 Bytes) is here

E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set


Assume: cache block size 8 bytes






No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU),




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

	0	[00 <u>0</u> 0 ₂],
	1	[00 <u>0</u> 1 ₂],
	7	[01 <u>1</u> 1 ₂],
	8	[10 <u>0</u> 0 ₂],
	0	[00 <u>0</u> 0 ₂]
	V	Tag	Block
Set 0	0	?	?
	0		
Set 1	0		




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

	0	[00 <u>0</u> 0 ₂],	miss
	1	[00 <u>0</u> 1 ₂],		
	7	[01 <u>1</u> 1 ₂],		
	8	[10 <u>0</u> 0 ₂],	
	0	[00 <u>0</u> 0 ₂]	
	V	Tag	Block	
Set 0	0	?	?	
	0			
	0			
Set 1	<u> </u>			




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

	0	[00 <u>0</u> 0 ₂],	miss
	1	[00 <u>0</u> 1 ₂],	
	7	[01 <u>1</u> 1 ₂],	
	8	[10 <u>0</u> 0 ₂],	
	0	[00 <u>0</u> 0 ₂]		
	V	Tag	Block	
Set 0	1	00	M[0-1]	
	0			
	0			1
Set 1	<u> </u>			




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

	0	[00 <u>0</u> 0 ₂],	miss
	1	[00 <u>0</u> 1 ₂],	hit
	7	[01 <u>1</u> 1 ₂],	
	8	[10 <u>0</u> 0 ₂],	
	0	[00 <u>0</u> 0 ₂]	
	V	Tag	Block	
Set 0	1	00	M[0-1]	
	0			ļ
_	0			1
Set 1	0			1




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

	0	[00 <u>0</u> 0 ₂],	-	miss
	1	[00 <u>0</u> 1 ₂],		hit
	7	[01 <u>1</u> 1 ₂],		miss
	8	[10 <u>0</u> 0 ₂],		
	0	[00 <u>0</u> 0 ₂]		
	V	Tag	Block		
Set 0	1	00	M[0-1]		
	0				
	0				
Set 1	<u>,</u>				




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

	0	[00 <u>0</u> 0 ₂],	miss
	1	[00 <u>0</u> 1 ₂],	hit
	7	[01 <u>1</u> 1 ₂],	miss
	8	[10 <u>0</u> 0 ₂],	
	0	[00 <u>0</u> 0 ₂]	
	V	Tag	Block	
Set 0	1	00	M[0-1]	
	0			
Set 1	1	01	M[6-7]	
	\cap			




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

	0	[00 <u>0</u> 0 ₂],	miss
	1	[00 <u>0</u> 1 ₂],	hit
	7	[01 <u>1</u> 1 ₂],	miss
	8	[10 <u>0</u> 0 ₂],	miss
	0	[00 <u>0</u> 0 ₂]	
	V	Tag	Block	
Set 0	1	00	M[0-1]	
	0			
	1	01	M[6-7]	
Set 1	0			




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set

	0	[00 <u>0</u> 0 ₂],	miss
	1	[00 <u>0</u> 1 ₂],	hit
	7	[01 <u>1</u> 1 ₂],	miss
	8	[10 <u>0</u> 0 ₂],	miss
	0	[00 <u>0</u> 0 ₂]		
	V	Tag	Block	
Set 0	1	00	M[0-1]	
	1	10	M[8-9]	
_				L
Set 1	1	01	M[6-7]	
	\mathbf{O}			




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 blocks/set


	0	[00 <u>0</u> 0 ₂],		miss
	1	[00 <u>0</u> 1 ₂],	hit
	7	[01 <u>1</u> 1 ₂],	miss
	8	[10 <u>0</u> 0 ₂],	miss
	0	[00 <u>0</u> 0 ₂]	hit
	V	Tag	Block	
Set 0	1	00	M[0-1]	
	1	10	M[8-9]	
Set 1	1	01	M[6-7]	_
	0			




- How big should the cache be?
 - Too small and too much memory traffic
 - Too large and cache slows down execution (high latency)



- How big should the cache be?
 - Too small and too much memory traffic
 - Too large and cache slows down execution (high latency)
- Make multiple levels of cache
 - Small L1 backed up by larger L2
 - Today's processors typically have 3 cache levels




- How big should the cache be?
 - Too small and too much memory traffic
 - Too large and cache slows down execution (high latency)
- Make multiple levels of cache
 - Small L1 backed up by larger L2
 - Today's processors typically have 3 cache levels



• How big should the cache be?


- Too small and too much memory traffic
- Too large and cache slows down execution (high latency)
- Make multiple levels of cache
 - Small L1 backed up by larger L2
 - Today's processors typically have 3 cache levels

Summary



So Far in CSC252...

- Processors do only one thing:
 - From startup to shutdown, a CPU simply reads and executes (interprets) a sequence of instructions, one at a time
 - This sequence is the CPU's control flow (or flow of control)



Physical control flow

Altering the Control Flow

- Up to now: two mechanisms for changing control flow:
 - Jumps and branches
 - Call and return

React to changes in *program state*

Altering the Control Flow

- Up to now: two mechanisms for changing control flow:
 - Jumps and branches
 - Call and return

React to changes in program state

- Insufficient for a useful system: Difficult to react to changes in system state
 - Data arrives from a disk or a network adapter
 - Instruction divides by zero
 - User hits Ctrl-C at the keyboard
 - System timer expires

Altering the Control Flow

- Up to now: two mechanisms for changing control flow:
 - Jumps and branches
 - Call and return

React to changes in program state

- Insufficient for a useful system: Difficult to react to changes in system state
 - Data arrives from a disk or a network adapter
 - Instruction divides by zero
 - User hits Ctrl-C at the keyboard
 - System timer expires
- System needs mechanisms for "exceptional control flow"

Exceptional Control Flow

• Exists at all levels of a computer system

Exceptional Control Flow

- Exists at all levels of a computer system
- Low level mechanisms
 - 1. Exceptions
 - Change in control flow in response to a system event (i.e., change in system state)
 - Implemented using combination of hardware and OS software


Exceptional Control Flow

- Exists at all levels of a computer system
- Low level mechanisms
 - 1. Exceptions
 - Change in control flow in response to a system event (i.e., change in system state)
 - Implemented using combination of hardware and OS software
- Higher level mechanisms
 - 2. Process context switch
 - Implemented by OS software and hardware timer
 - 3. Signals
 - Implemented by OS software
 - 4. Nonlocal jumps: setjmp() and longjmp()
 - Implemented by C runtime library


Today

- Exceptions/Interrupts
- Processes and Signals: Special kinds of exception


- An *exception* is a transfer of control to the OS *kernel* in response to some *event* (i.e., change in processor state)
 - Kernel is the memory-resident part of the OS
 - Examples of events: Divide by 0, arithmetic overflow, page fault, I/O request completes, typing Ctrl-C




- An *exception* is a transfer of control to the OS *kernel* in response to some *event* (i.e., change in processor state)
 - Kernel is the memory-resident part of the OS
 - Examples of events: Divide by 0, arithmetic overflow, page fault, I/O request completes, typing Ctrl-C




- An *exception* is a transfer of control to the OS *kernel* in response to some *event* (i.e., change in processor state)
 - Kernel is the memory-resident part of the OS
 - Examples of events: Divide by 0, arithmetic overflow, page fault, I/O request completes, typing Ctrl-C




- An *exception* is a transfer of control to the OS *kernel* in response to some *event* (i.e., change in processor state)
 - Kernel is the memory-resident part of the OS
 - Examples of events: Divide by 0, arithmetic overflow, page fault, I/O request completes, typing Ctrl-C



- An *exception* is a transfer of control to the OS *kernel* in response to some *event* (i.e., change in processor state)
 - Kernel is the memory-resident part of the OS
 - Examples of events: Divide by 0, arithmetic overflow, page fault, I/O request completes, typing Ctrl-C



- An *exception* is a transfer of control to the OS *kernel* in response to some *event* (i.e., change in processor state)
 - Kernel is the memory-resident part of the OS
 - Examples of events: Divide by 0, arithmetic overflow, page fault, I/O request completes, typing Ctrl-C



Asynchronous Exceptions (Interrupts)

- Caused by events external to the processor
 - Events that can happen at any time. Computers have little control.
 - Indicated by setting the processor's interrupt pin
 - Handler returns to "next" instruction

Asynchronous Exceptions (Interrupts)

- Caused by events external to the processor
 - Events that can happen at any time. Computers have little control.
 - Indicated by setting the processor's interrupt pin
 - Handler returns to "next" instruction
- Examples:
 - Timer interrupt
 - Every few ms, an external timer chip triggers an interrupt

Asynchronous Exceptions (Interrupts)

- Caused by events external to the processor
 - Events that can happen at any time. Computers have little control.
 - Indicated by setting the processor's interrupt pin
 - Handler returns to "next" instruction
- Examples:
 - Timer interrupt
 - Every few ms, an external timer chip triggers an interrupt
 - Used by the kernel to take back control from user programs
 - I/O interrupt from external device
 - Hitting Ctrl-C at the keyboard
 - Arrival of a packet from a network
 - Arrival of data from a disk

Synchronous Exceptions

• Caused by events that occur as a result of executing an instruction:

Synchronous Exceptions

- Caused by events that occur as a result of executing an instruction:
 - Traps
 - Intentional
 - Examples: system calls, breakpoint traps, special instructions
 - Returns control to "next" instruction

Synchronous Exceptions

- Caused by events that occur as a result of executing an instruction:
 - Traps
 - Intentional
 - Examples: system calls, breakpoint traps, special instructions
 - Returns control to "next" instruction
 - Faults
 - Unintentional but possibly recoverable
 - Examples: page faults (recoverable), *protection faults (the infamous Segmentation Fault!)* (unrecoverable in Linux), floating point exceptions (unrecoverable in Linux)
 - Either re-executes faulting ("current") instruction or aborts


Synchronous Exceptions

- Caused by events that occur as a result of executing an instruction:
 - Traps
 - Intentional
 - Examples: system calls, breakpoint traps, special instructions
 - Returns control to "next" instruction
 - Faults
 - Unintentional but possibly recoverable
 - Examples: page faults (recoverable), protection faults (the infamous Segmentation Fault!) (unrecoverable in Linux), floating point exceptions (unrecoverable in Linux)
 - Either re-executes faulting ("current") instruction or aborts
 - Aborts
 - Unintentional and unrecoverable
 - Examples: illegal instruction, parity error, machine check
 - Aborts current program


- User writes to memory location
- That memory location is not found in memory because it is currently on disk
- Trigger a Page Fault (recoverable), the exception handler loads the data from disk to memory (will discuss in detail later in the class)

80483b7:	c7 05 1	.0 9d 04 08 0d	movl	\$0xd,0x8049d10
----------	---------	----------------	------	-----------------


- User writes to memory location
- That memory location is not found in memory because it is currently on disk
- Trigger a Page Fault (recoverable), the exception handler loads the data from disk to memory (will discuss in detail later in the class)




- User writes to memory location
- That memory location is not found in memory because it is currently on disk
- Trigger a Page Fault (recoverable), the exception handler loads the data from disk to memory (will discuss in detail later in the class)



- User writes to memory location
- That memory location is not found in memory because it is currently on disk
- Trigger a Page Fault (recoverable), the exception handler loads the data from disk to memory (will discuss in detail later in the class)



- User writes to memory location
- That memory location is not found in memory because it is currently on disk
- Trigger a Page Fault (recoverable), the exception handler loads the data from disk to memory (will discuss in detail later in the class)





80483b7:


c7 05 60 e3 04 08 0d


\$0xd,0x804e360

movl












• Access illegal memory location (e.g., dereferencing a null pointer)




- Access illegal memory location (e.g., dereferencing a null pointer)
- First trigger a Page Fault, the exception handler decides that this is unrecoverable, so simply aborts



- Access illegal memory location (e.g., dereferencing a null pointer)
- First trigger a Page Fault, the exception handler decides that this is unrecoverable, so simply aborts
- User process exits with "segmentation fault"



- Access illegal memory location (e.g., dereferencing a null pointer)
- First trigger a Page Fault, the exception handler decides that this is unrecoverable, so simply aborts
- User process exits with "segmentation fault"
- Again, later in the class...



Others' Definitions

- The textbook's definitions are not universally accepted
- Intel (http://www.intel.com/cd/ids/developer/asmo-na/eng/microprocessors/ia32/xeon/19250.htm?page=2)
 - Interrupt: An exception that comes from outside of the processor. There are two kinds of exceptions: <u>local</u> and <u>external</u>. A local exception is generated from a program. External exceptions are usually generated by external I/O devices and received at exception pins.

PowerPC Architecture

• Interrupts "allow the processor to change state as a result of external signals, errors, or unusual conditions arising in the execution of instructions"

• PowerPC 604

- Everything is an exception
- Motorola 68K
 - Everything is an exception
- VAX
 - Interrupts: device, software, urgent
 - Exceptions: faults, traps, aborts

When Do You Call the Handler?

- Interrupts: when convenient. Typically wait until the current instructions in the pipeline are finished
- Exceptions: typically immediately as programs can't continue without resolving the exception (think of page fault)
- Maskable verses Unmaskable
 - Interrupts can be individually masked (i.e., ignored by CPU)
 - Synchronous exceptions are usually unmaskable
- Some interrupts are intentionally unmaskable
 - Called non-maskable interrupts (NMI)
 - Indicating a critical error has occurred, and that the system is probably about to crash

Where Do You Restart?

- Interrupts/Traps
 - Handler returns to the *following* instruction


Where Do You Restart?

- Interrupts/Traps
 - Handler returns to the *following* instruction
- Faults
 - Exception handler returns to the instruction that caused the exception, i.e., *re-execute* it!

Where Do You Restart?

- Interrupts/Traps
 - Handler returns to the *following* instruction
- Faults
 - Exception handler returns to the instruction that caused the exception, i.e., *re-execute* it!
- Aborts
 - Never returns to the program

Where to Find Exception Handlers?



- Each type of event has a unique exception number k
- k = index into exception table
- Exception table lives in memory. Its start address is stored in a special register
- Handler k is called each time exception k occurs

Nested Exceptions

- One interrupt/exception occurs when another is already active
- Can fundamentally do it
 - Subroutine calls within subroutine calls
 - Handlers need to save appropriate state

Concurrent Interrupts

- More than one interrupts happen at the same time
- Pre-defined priority
- The chipset arbitrates which one to respond to first


Today

- Exceptions/Interrupts
- Processes and Signals: Special kinds of exception
 - Processes
 - Process Control
 - Signals


- Definition: A *process* is an instance of a running program.
 - One of the most profound ideas in computer science
 - Not the same as "program" or "processor"

- Definition: A *process* is an instance of a running program.
 - One of the most profound ideas in computer science
 - Not the same as "program" or "processor"
- Process provides each program with two key abstractions:


- Definition: A *process* is an instance of a running program.
 - One of the most profound ideas in computer science
 - Not the same as "program" or "processor"
- Process provides each program with two key abstractions:
 - "Owns" the CPU




- Definition: A *process* is an instance of a running program.
 - One of the most profound ideas in computer science
 - Not the same as "program" or "processor"
- Process provides each program with two key abstractions:
 - "Owns" the CPU
 - Each program seems to have exclusive use of the CPU




- Definition: A *process* is an instance of a running program.
 - One of the most profound ideas in computer science
 - Not the same as "program" or "processor"
- Process provides each program with two key abstractions:
 - "Owns" the CPU
 - Each program seems to have exclusive use of the CPU
 - Provided by kernel mechanism called context switching




- Definition: A *process* is an instance of a running program.
 - One of the most profound ideas in computer science
 - Not the same as "program" or "processor"
- Process provides each program with two key abstractions:
 - "Owns" the CPU
 - Each program seems to have exclusive use of the CPU
 - Provided by kernel mechanism called context switching
 - Private address space



- Definition: A *process* is an instance of a running program.
 - One of the most profound ideas in computer science
 - Not the same as "program" or "processor"
- Process provides each program with two key abstractions:
 - "Owns" the CPU
 - Each program seems to have exclusive use of the CPU
 - Provided by kernel mechanism called context switching
 - Private address space




- Definition: A *process* is an instance of a running program.
 - One of the most profound ideas in computer science
 - Not the same as "program" or "processor"
- Process provides each program with two key abstractions:
 - "Owns" the CPU
 - Each program seems to have exclusive use of the CPU
 - Provided by kernel mechanism called context switching
 - Private address space
 - Each program seems to have exclusive use of main memory.



- Definition: A *process* is an instance of a running program.
 - One of the most profound ideas in computer science
 - Not the same as "program" or "processor"
- Process provides each program with two key abstractions:
 - "Owns" the CPU
 - Each program seems to have exclusive use of the CPU
 - Provided by kernel mechanism called context switching
 - Private address space
 - Each program seems to have exclusive use of main memory.
 - Provided by kernel mechanism called virtual memory

Multiprocessing: The Illusion



- Computer runs many processes simultaneously
 - Applications for one or more users
 - Web browsers, email clients, editors, ...
 - Background tasks
 - Monitoring network & I/O devices

Multiprocessing Example

000

X xterm


Processes: 123 total, 5 running, 9 stuck, 109 sleeping, 611 threads Load Avg: 1.03, 1.13, 1.14 CPU usage: 3.27% user, 5.15% sys, 91.56% idle SharedLibs: 576K resident, 0B data, 0B linkedit. MemRegions: 27958 total, 1127M resident, 35M private, 494M shared. PhysMem: 1039M wired, 1974M active, 1062M inactive, 4076M used, 18M free. VM: 280G vsize, 1091M framework vsize, 23075213(1) pageins, 5843367(0) pageouts. Networks: packets: 41046228/11G in, 66083096/77G out. Disks: 17874391/349G read, 12847373/594G written.


PID	Command	%CPU	TIME	#TH	₩WQ	#PORT	#MREG	RPRVT	RSHRD	RSIZE	VPRVT	VSIZE
99217-	Microsoft Of	0.0	02:28.34	4	1	202	418	21M	24M	21M	66M	763M
99051	usbmuxd	0.0	00:04.10	3	1	47	66	436K	216K	480K	60M	2422M
99006	iTunesHelper	0.0	00:01.23	2	1	55	78	728K	3124K	1124K	43M	2429M
84286	bash	0.0	00:00.11	1	0	20	24	224K	732K	484K	17M	2378M
84285	xterm	0.0	00:00.83	1	0	32	73	656K	872K	692K	9728K	2382M
55939-	Microsoft Ex	0.3	21:58.97	10	3	360	954	16M	65M	46M	114M	1057M
54751	sleep	0.0	00:00.00	1	0	17	20	92K	212K	360K	9632K	2370M
54739	launchdadd	0.0	00:00.00	2	1	33	50	488K	220K	1736K	48M	2409M
54737	top	6.5	00:02.53	1/1	0	30	29	1416K	216K	2124K	17M	2378M
54719	automountd	0.0	00:00.02	7	1	53	64	860K	216K	2184K	53M	2413M
54701	ocspd	0.0	00:00.05	4	1	61	54	1268K	2644K	3132K	50M	2426M
54661	Grab	0.6	00:02.75	6	3	222+	389+	15M+	26M+	40M+	75M+	2556M+
54659	cookied	0.0	00:00.15	2	1	40	61	3316K	224K	4088K	42M	2411M
5704.0		0.0	00+04 07	4	4	50	04	70004	744.012	4.CM	40M	0470M

- Running program "top" on Mac
 - System has 123 processes, 5 of which are active
 - Identified by Process ID (PID)

11:47:07


Multiprocessing: The (Traditional) Reality






- Single processor executes multiple processes concurrently
 - Process executions interleaved (multitasking)
 - Address spaces managed by virtual memory system (later in course)
 - Register values for nonexecuting processes saved in memory

Multiprocessing: The (Traditional) Reality




• Save current registers in memory

Multiprocessing: The (Traditional) Reality




Schedule next process for execution

Multiprocessing: The (Traditional) Reality



• Load saved registers and switch address space (context switch)


Multiprocessing: The (Modern) Reality




- Each can execute a separate process
 - Scheduling of processors onto cores done by kernel

- Each process is a logical control flow.
- Two processes *run concurrently* (*are concurrent*) if their flows overlap in time
- Otherwise, they are *sequential*


- Each process is a logical control flow.
- Two processes *run concurrently* (*are concurrent*) if their flows overlap in time
- Otherwise, they are *sequential*
- Examples (running on single core):



- Each process is a logical control flow.
- Two processes *run concurrently* (*are concurrent*) if their flows overlap in time
- Otherwise, they are *sequential*
- Examples (running on single core):
 - Concurrent: A & B, A & C




- Each process is a logical control flow.
- Two processes *run concurrently* (*are concurrent*) if their flows overlap in time
- Otherwise, they are *sequential*
- Examples (running on single core):
 - Concurrent: A & B, A & C
 - Sequential: B & C




User View of Concurrent Processes

- Control flows for concurrent processes are physically disjoint in time
- However, we can think of concurrent processes as running in parallel with each other



Context Switching

- Processes are managed by a shared chunk of memory-resident OS code called the *kernel*
 - Important: the kernel is not a separate process, but rather runs as part of some existing process.
- Control flow passes from one process to another via a context switch



Today

- Exceptions/Interrupts
- Processes and Signals: Special kinds of exception
 - Processes
 - Process Control
 - Signals

Obtaining Process IDs

- pid_t getpid(void)
 - Returns PID of current process
- pid_t getppid(void)
 - Returns PID of parent process

Creating and Terminating Processes

From a programmer's perspective, we can think of a process as being in one of three states

- Running
 - Process is either executing, or waiting to be executed and will eventually be *scheduled* (i.e., chosen to execute) by the kernel

Stopped

 Process execution is suspended and will not be scheduled until further notice (through something call signals)

Terminated

• Process is stopped permanently

Terminating Processes

- Process becomes terminated for one of three reasons:
 - Receiving a signal whose default action is to terminate
 - Returning from the main routine
 - Calling the exit function
- void exit(int status)
 - Terminates with an exit status of status
 - Convention: normal return status is 0, nonzero on error
 - Another way to explicitly set the exit status is to return an integer value from the main routine
- exit is called once but never returns.