CSC 252: Computer Organization Spring 2022: Lecture 13

Instructor: Yuhao Zhu

Department of Computer Science University of Rochester

Announcements

- Programming assignment 3 is out
 - Details: <u>https://www.cs.rochester.edu/courses/252/spring2022/labs/</u> assignment3.html
 - Due on March 3, 11:59 PM
 - You (may still) have 3 slip days

13	14	15	16	17	18	19
20	21	22	23	²⁴ Today	25	26
27	28	Mar 1	2	³ Due Mid-term	4	5

Announcements


- Mid-term exam: March 3; online. More details next lecture.
- Past exam & Problem set: <u>https://www.cs.rochester.edu/</u> <u>courses/252/spring2022/handouts.html</u>
- Anything on paper is allowed (book, notes, past exams, etc.)

13	14	15	16	17	18	19
20	21	22	23	24	25	26
				Today		
27	28	Mar 1	2	3	4	5
				Due		
				Mid-term		

Announcements

- Office hours this week moved to Friday, 3-4pm.
- Grades for Lab 1 are posted.
- Will grade Lab 2 soon.
- Programming assignment 3 is in x86 assembly language. Seek help from TAs.
- TAs are best positioned to answer your questions about programming assignments!!!
- Programming assignments do NOT repeat the lecture materials. They ask you to synthesize what you have learned from the lectures and work out something new.

Single-Cycle Microarchitecture



Key principles:

States are stored in storage units, e.g., Flip-flops (and SRAM and DRAM, later..) New states are calculated by combination logic.

Performance Model

- = # of <u>Dynamic</u> Instructions
- X # of cycles taken to execute an instruction (on average)
- / number of cycles per second

Performance Model

Execution time of a program (in seconds)


= # of <u>Dynamic</u> Instructions

CPI

X # of cycles taken to execute an instruction (on average)

/ number of cycles per second

Performance Model



- = # of <u>Dynamic</u> Instructions
- X # of cycles taken to execute an instruction (on average)
- / number of cycles per second
- 1. Reduce the total number of instructions executed (mainly done by the compiler and/or programmer).

- = # of <u>Dynamic</u> Instructions
- X # of cycles taken to execute an instruction (on average)
- / number of cycles per second
- 1. Reduce the total number of instructions executed (mainly done by the compiler and/or programmer).
- 2. Increase the clock frequency (reduce the cycle time). Has huge power implications.

- = # of <u>Dynamic</u> Instructions
- X # of cycles taken to execute an instruction (on average)
- / number of cycles per second
- 1. Reduce the total number of instructions executed (mainly done by the compiler and/or programmer).
- 2. Increase the clock frequency (reduce the cycle time). Has huge power implications.
- 3. Reduce the CPI, i.e., execute more instructions in one cycle.

- = # of <u>Dynamic</u> Instructions
- X # of cycles taken to execute an instruction (on average)
- / number of cycles per second
- 1. Reduce the total number of instructions executed (mainly done by the compiler and/or programmer).
- 2. Increase the clock frequency (reduce the cycle time). Has huge power implications.
- 3. Reduce the CPI, i.e., execute more instructions in one cycle.
- We will talk about one technique that simultaneously achieves 2 & 3.

Cycle time

- Cycle time
 - Every instruction finishes in one cycle.

- Cycle time
 - Every instruction finishes in one cycle.
 - The absolute time takes to execute each instruction varies. Consider for instance an ADD instruction and a JMP instruction.

- Cycle time
 - Every instruction finishes in one cycle.
 - The absolute time takes to execute each instruction varies. Consider for instance an ADD instruction and a JMP instruction.
 - But the cycle time is uniform across instructions, so the cycle time needs to accommodate the worst case, i.e., the slowest instruction.


- Cycle time
 - Every instruction finishes in one cycle.
 - The absolute time takes to execute each instruction varies. Consider for instance an ADD instruction and a JMP instruction.
 - But the cycle time is uniform across instructions, so the cycle time needs to accommodate the worst case, i.e., the slowest instruction.
 - How do we shorten the cycle time (increase the frequency)?

- Cycle time
 - Every instruction finishes in one cycle.
 - The absolute time takes to execute each instruction varies. Consider for instance an ADD instruction and a JMP instruction.
 - But the cycle time is uniform across instructions, so the cycle time needs to accommodate the worst case, i.e., the slowest instruction.
 - How do we shorten the cycle time (increase the frequency)?
- CPI

- Cycle time
 - Every instruction finishes in one cycle.
 - The absolute time takes to execute each instruction varies. Consider for instance an ADD instruction and a JMP instruction.
 - But the cycle time is uniform across instructions, so the cycle time needs to accommodate the worst case, i.e., the slowest instruction.
 - How do we shorten the cycle time (increase the frequency)?
- CPI
 - The entire hardware is occupied to execute one instruction at a time. Can't execute multiple instructions at the same time.

- Cycle time
 - Every instruction finishes in one cycle.
 - The absolute time takes to execute each instruction varies. Consider for instance an ADD instruction and a JMP instruction.
 - But the cycle time is uniform across instructions, so the cycle time needs to accommodate the worst case, i.e., the slowest instruction.
 - How do we shorten the cycle time (increase the frequency)?
- CPI
 - The entire hardware is occupied to execute one instruction at a time. Can't execute multiple instructions at the same time.
 - How do execute multiple instructions in one cycle?


A Motivating Example



- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle time of at least 320 ps


Pipeline Diagrams

- Time to finish 3 insts = 960 ps
- Each inst.'s latency is 320 ps




- 3 instructions will take 960 ps to finish
 - First cycle: Inst 1 takes 300 ps to compute new state, 20 ps to store the new states
 - Second cycle: Inst 2 starts; it takes 300 ps to compute new states, 20 ps to store new states
 - And so on...

3-Stage Pipelined Version




- Divide combinational logic into 3 stages of 100 ps each
- Insert registers between stages to store intermediate data between stages. These are call pipeline registers (ISA-invisible)
- Can begin a new instruction as soon as the previous one finishes stage A and has stored the intermediate data.
 - Begin new operation every 120 ps
 - Cycle time can be reduced to 120 ps

3-Stage Pipelined Version




3-Stage Pipelined




Comparison

Unpipelined

- Time to finish 3 insts = 960 ps
- Each inst.'s latency is 320 ps




3-Stage Pipelined




- Time to finish 3 insets = 120 * 5 = 600 ps
- But each inst.'s latency increases: 120 * 3 = 360 ps

Benefits of Pipelining

- Time to finish 3 insts = 960 ps
- Each inst.'s latency is 320 ps




- 1. Reduce the cycle time from 320 ps to 120 ps
- 2. CPI reduces from 1 to 1/3 (i.e., executing 3 instruction in one cycle)



- Time to finish 3 insets = 120 * 5 = 600 ps
- But each inst.'s latency increases: 120 * 3 = 360 ps


Pipeline Trade-offs

- Pros: Decrease the total execution time (Increase the "throughput").
- Cons: Increase the latency of each instruction as new registers are needed between pipeline stages.



Throughput


• The rate at which the processor can finish executing an instruction (at the steady state).




Time


One Requirement of Pipelining


- The stages need to be using different hardware structures.
- That is, Stage A, Stage B, and Stage C need to exercise different parts of the combination logic.





- Time to finish 3 insets = 120 * 5 = 600 ps
- But each inst.'s latency increases: 120 * 3 = 360 ps





























• Solution 1: Further pipeline the slow stages




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




• Data sent to copy 1 in odd cycles and to copy 2 in even cycles.



- Data sent to copy 1 in odd cycles and to copy 2 in even cycles.
- This is called 2-way interleaving. Effectively the same as pipelining Comb. logic B into two sub-stages.



- Data sent to copy 1 in odd cycles and to copy 2 in even cycles.
- This is called 2-way interleaving. Effectively the same as pipelining Comb. logic B into two sub-stages.
- The cycle time is reduced to 70 ps (as opposed to 120 ps) at the cost of extra hardware.




Another Way to Look At the Microarchitecture

Principles:

- Execute each instruction one at a time, one after another
- Express every instruction as series of simple steps
- Dedicated hardware structure for completing each step
- Follow same general flow for each instruction type

Fetch: Read instruction from instruction memory Decode: Read program registers Execute: Compute value or address Memory: Read or write data Write Back: Write program registers PC: Update program counter



Fetch

Read instruction from instruction memory

Decode

Read program registers

Execute

Compute value or address

Memory

Read or write data

Write Back

Write program registers

PC

Update program counter

OPq rA, rB 6 fn rA rB

OPq rA, rB

	OPq rA, rB 6	fn rA rB
Fetch	OPq rA, rB icode:ifun ← M₁[PC] rA:rB ← M₁[PC+1]	Read instruction byte Read register byte
	valP ← PC+2	Compute next PC

OPq	rA,	rB
-----	-----	----

6 fn rA rB

byte

	OPq rA, rB	
	icode:ifun ← M ₁ [PC]	Read instruction by
Fetch	rA:rB ← M ₁ [PC+1]	Read register byte
	valP ← PC+2	Compute next PC
Decode	valA ← R[rA]	Read operand A
	valB ← R[rB]	Read operand B

OPq rA, rB

6 fn **rA rB**

	OPq rA, rB	
	icode:ifun ← M ₁ [PC]	F
Fetch	rA:rB ← M ₁ [PC+1]	F
	valP ← PC+2	C
Decode	valA ← R[rA]	F
	valB ← R[rB]	F
Execute	valE ← valB OP valA	F
	Set CC	S

Read instruction byte Read register byte

Compute next PC Read operand A Read operand B Perform ALU operation Set condition code register

OPq rA, rB

6 fn **rA rB**

	OPq rA, rB
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+2$
Decode	valA ← R[rA] valB ← R[rB]
Execute	valE ← valB OP valA Set CC
Memory	

Read instruction byte Read register byte

Compute next PC Read operand A Read operand B Perform ALU operation Set condition code register

OPq rA, rB

6 fn **rA rB**

OPq rA, rB	
icode:ifun ← M ₁ [PC]	Rea
rA:rB ← M ₁ [PC+1]	Rea
valP ← PC+2	Сог
valA ← R[rA]	Rea
valB ← R[rB]	Rea
valE ← valB OP valA	Per
Set CC	Set
R[rB] ← valE	Wri
	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+2$ valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$ valE \leftarrow valB OP valA Set CC

Read instruction byte Read register byte

Compute next PC Read operand A Read operand B Perform ALU operation Set condition code register

Write back result

OPq rA, rB

6 fn rA rB

	OPq rA, rB	
	icode:ifun ← M ₁ [PC]	Read instruction byte
Fetch	rA:rB ← M ₁ [PC+1]	Read register byte
	valP ← PC+2	Compute next PC
Decode	valA ← R[rA]	Read operand A
Decode	valB ← R[rB]	Read operand B
Execute	valE ← valB OP valA	Perform ALU operation
Execute	Set CC	Set condition code register
Memory		
Write	R[rB] ← valE	Write back result
back		
PC update	PC ← valP	Update PC

rmmovq rA, D(rB) 4 0 rA rB

D

rmmovq rA, D(rB)

rmmovq rA, D(rB) 4 0 rA rB

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M ₁ [PC]
	rA:rB ← M ₁ [PC+1] valC ← M ₈ [PC+2]
reich	valC ← M ₈ [PC+2]
	valP ← PC+10

Read instruction byte Read register byte Read displacement D Compute next PC

D

rmmovq rA, D(rB) 4

0 **rA rB**

D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]

Read instruction byte Read register byte Read displacement D Compute next PC Read operand A Read operand B

rmmovq rA, D(rB) 4

0 rA rB

D

	rmmovq rA, D(rB)
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
reich	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
Decode	valB ← R[rB]
Execute	valE ← valB + valC
Execute	

Read instruction byte Read register byte Read displacement D Compute next PC Read operand A Read operand B Compute effective address

rmmovq rA, D(rB)

4 0 rA rB

D

	rmmovq rA, D(rB)
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M₁[PC+1]
reich	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
Decode	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA

Read instruction byte Read register byte Read displacement D Compute next PC Read operand A Read operand B Compute effective address

Write value to memory

rmmovq rA, D(rB) 4

0 **rA rB**

D

	rmmovq rA, D(rB)
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
reich	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
Decode	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA
Write	
back	

Read instruction byte Read register byte Read displacement D Compute next PC Read operand A Read operand B Compute effective address

Write value to memory

rmmovq rA, D(rB) 4

0 rA rB

D

	rmmovq rA, D(rB)	
	icode:ifun ← M ₁ [PC]	
Eatab	rA:rB ← M ₁ [PC+1]	
Fetch	valC ← M ₈ [PC+2]	
	valP ← PC+10	
Decode	valA ← R[rA]	
Decode	valB ← R[rB]	
Execute	valE ← valB + valC	
Memory	M ₈ [valE] ← valA	
Write		
back		
PC update	PC ← valP	

Read instruction byte Read register byte Read displacement D Compute next PC Read operand A Read operand B Compute effective address

Write value to memory

Update PC

jXX Dest

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$
	val $P \leftarrow PC+9$

Read instruction byte

Read destination address Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	

Read instruction byte

Read destination address Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
	icode:ifun ← M ₁ [PC]	Read instruction byte
Fetch	valC ← M ₈ [PC+1] valP ← PC+9	Read destination address Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
	icode:ifun ← M ₁ [PC]	Read instruction byte
Fetch	valC ← M ₈ [PC+1] valP ← PC+9	Read destination address Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?
Memory		

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
	icode:ifun ← M ₁ [PC]	Read instruction byte
Fetch	valC ← M ₈ [PC+1]	Read destination address
	valP ← PC+9	Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
	icode:ifun ← M ₁ [PC]	Read instruction byte
Fetch		
	valC ← M ₈ [PC+1]	Read destination address
	valP ← PC+9	Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		
PC update	PC ← Cnd ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Pipeline Stages

Fetch

- Select current PC
- Read instruction
- Compute incremented PC

Decode


- Read program registers
- Execute
 - Operate ALU

Memory

• Read or write data memory

Write Back

• Update register file



Sequential



Sequential



Pipelined



Sequential





Pipelined





Idea


- Divide process into independent stages
- Move objects through stages in sequence
- At any given times, multiple objects being processed






































Making the Pipeline Really Work

- Control Dependencies
 - What is it?
 - Software mitigation: Inserting Nops
 - Software mitigation: Delay Slots
- Data Dependencies
 - What is it?
 - Software mitigation: Inserting Nops


- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

	xorg [%] rax,	%rax		
	jne Ll		#	Not taken
	irmovq \$1,	[⊗] rax	#	Fall Through
L1	irmovq \$4,	[⊗] rcx	#	Target
	irmovq \$3,	[⊗] rax	#	Target + 1


- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
1
xorg %rax, %rax
jne L1
irmovq $1, %rax
# Fall Through
L1
irmovq $4, %rcx
# Target
irmovq $3, %rax
# Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage



- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage



- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:

T.1

- jne L1 determines whether irmovq \$1, %rax should be executed
- But jne doesn't know its outcome until after its Execute stage

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:

T.1


- jne L1 determines whether irmovq \$1, %rax should be executed
- But jne doesn't know its outcome until after its Execute stage


- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:


T.1


- jne L1 determines whether irmovq \$1, %rax should be executed
- But jne doesn't know its outcome until after its Execute stage

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage











Have to make sure do_C doesn't depend on do_A and do_B!!!

if (cond) {
 do_A();
} else {
 do_B();
}
do_C();



A less obvious example


do_C();




A less obvious example


do_C(); if (cond) { do_A(); } else { do_B(); }


add A, B or C, D sub E, F jle 0x200 add A, C




A less obvious example








A less obvious example





Why don't we move the sub instruction?

Resolving Control Dependencies

- Software Mechanisms
 - Adding NOPs: requires compiler to insert nops, which also take memory space — not a good idea
 - Delay slot: insert instructions that do not depend on the effect of the preceding instruction. These instructions will execute even if the preceding branch is taken — old RISC approach
- Hardware mechanisms
 - Stalling (Think of it as hardware automatically inserting nops)
 - Branch Prediction
 - Return Address Stack