
CSC 252: Computer Organization Spring 2022: Lecture 17

Instructor: Yuhao Zhu


Department of Computer Science University of Rochester

Cache Placement

Cache



Memory




- Given a memory addr, say 0x0001, we want to put the data there into the cache; where does the data go?
- How about pick an arbitrary location in cache?
- If so, how do we later find it?

Fully Associative Cache

Cache







0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	0xEF
1001	0xAC
1010	0x06
1011	
1100	
1101	0x70
1110	
1111	

• Every memory location can be mapped to any cache line in the cache.


Fully Associative Cache







- Every memory location can be mapped to any cache line in the cache.
- Given a request to address A from the CPU, detecting cache hit/miss requires:
 - Comparing address A with all four tags in the cache (a.k.a., associative search)


Fully Associative Cache







- Every memory location can be mapped to any cache line in the cache.
- Given a request to address A from the CPU, detecting cache hit/miss requires:
 - Comparing address A with all four tags in the cache (a.k.a., associative search)
- Can we reduce the overhead?







- Direct-Mapped Cache • CA = ADDR[1],ADDR[0]
- Multiple addresses can be mapped to the same location







- Direct-Mapped Cache • CA = ADDR[1],ADDR[0]
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010







- Direct-Mapped Cache • CA = ADDR[1],ADDR[0]
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?







- Direct-Mapped Cache • CA = ADDR[1],ADDR[0]
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose






- Direct-Mapped Cache • CA = ADDR[1],ADDR[0]
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?






- Direct-Mapped Cache • CA = ADDR[1],ADDR[0]
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?
 - ADDR[3] and ADDR[2] in this particular example

Cache






• Direct-Mapped Cache • CA = ADDR[1],ADDR[0]


- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?
 - ADDR[3] and ADDR[2] in this particular example

Cache





Memory 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111

- Direct-Mapped Cache • CA = ADDR[1],ADDR[0]
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?
 - ADDR[3] and ADDR[2] in this particular example




- Direct-Mapped Cache
 CA = ADDR[1],ADDR[0]
 - Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
 - How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?
 - ADDR[3] and ADDR[2] in this particular example







- Why use the lower two bits?
- Six combinations in total
 - CA = ADDR[3],ADDR[2]
 - CA = ADDR[3],ADDR[1]
 - CA = ADDR[3],ADDR[0]
 - CA = ADDR[2],ADDR[1]
 - CA = ADDR[2],ADDR[0]
 - CA = ADDR[1],ADDR[0]
- How about using ADDR[3], ADDR[2]?

Cache







• Limitation: each memory location can be mapped to only one cache location.




- Memory
 Limitation: each memory location can be mapped to only one cache location.
 - This leads to a lot of conflicts.






- Limitation: each memory location can be mapped to only one cache location.
- This leads to a lot of conflicts.
- How do we improve this?




- Limitation: each memory location can be mapped to only one cache location.
 - This leads to a lot of conflicts.
 - How do we improve this?
 - Can each memory location have the flexibility to be mapped to different cache locations?




- Limitation: each memory location can be mapped to only one cache location.
 - This leads to a lot of conflicts.
 - How do we improve this?
 - Can each memory location have the flexibility to be mapped to different cache locations?
 - Fully associative cache does this, but comes with the overhead of requiring more comparisons.


A Middle Ground: 2-Way Associative Cache




• 4 cache lines are organized into two sets; each set has 2 cache lines (i.e., 2 ways)




A Middle Ground: 2-Way Associative Cache




- 4 cache lines are organized into two sets; each set has 2 cache lines (i.e., 2 ways)
- Even address go to first set and odd addresses go to the second set




A Middle Ground: 2-Way Associative Cache





- 4 cache lines are organized into two sets; each set has 2 cache lines (i.e., 2 ways)
- Even address go to first set and odd addresses go to the second set
- Each address can be mapped to either cache line in the same set
 - Using the LSB to find the set (i.e., odd vs. even)
 - Tag now stores the higher 3 bits instead of the entire address







• Given a request to address, say 101<u>1</u>, from the CPU, detecting cache hit/miss requires:







- Given a request to address, say 101<u>1</u>, from the CPU, detecting cache hit/miss requires:
 - Using the LSB to index into the cache and find the corresponding set, in this case set 1






- Given a request to address, say 101<u>1</u>, from the CPU, detecting cache hit/miss requires:
 - Using the LSB to index into the cache and find the corresponding set, in this case set 1
 - Then do an associative search in that set, i.e., compare the highest 3 bits 101 with both tags in set 1






- Given a request to address, say 101<u>1</u>, from the CPU, detecting cache hit/miss requires:
 - Using the LSB to index into the cache and find the corresponding set, in this case set 1
 - Then do an associative search in that set, i.e., compare the highest 3 bits 101 with both tags in set 1
 - Only two comparisons required



Direct-Mapped (1-way Associative) Cache




- 4 cache lines are organized into four sets
- Each memory localization can only be mapped to one set
 - Using the 2 LSBs to find the set
 - Tag now stores the higher 2 bits


00 <u>00</u>	
00 <u>01</u>	
00 <u>10</u>	
00 <u>11</u>	
01 <u>00</u>	
01 <u>01</u>	
01 <u>10</u>	
01 <u>11</u>	
10 <u>00</u>	0xEF
10 <u>01</u>	0xAC
10 <u>10</u>	0x06
10 <u>11</u>	
11 <u>00</u>	
11 <u>01</u>	0x70
11 <u>10</u>	
11 <u>11</u>	

- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster

- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster




- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster
- Associative cache
 - Generally higher hit rate. Better utilization of cache resources
 - Slower and higher power consumption. Why?







- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster
- Associative cache
 - Generally higher hit rate. Better utilization of cache resources
 - Slower and higher power consumption. Why?




- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster
- Associative cache
 - Generally higher hit rate. Better utilization of cache resources
 - Slower and higher power consumption. Why?




- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster
- Associative cache
 - Generally higher hit rate. Better utilization of cache resources
 - Slower and higher power consumption. Why?





Miss rate versus cache size on the Integer portion of SPEC CPU2000

A Few Terminologies



 0x70

Cache Organization

- Finding a name in a roster
- If the roster is completely unorganized
 - Need to compare the name with all the names in the roster
 - Same as a fully-associative cache
- If the roster is ordered by last name, and within the same last name different first names are unordered
 - First find the last name group
 - Then compare the first name with all the first names in the same group
 - Same as a set-associative cache

Cache Access Summary (So far...)


- Assuming *b* bits in a memory address
- The *b* bits are split into two halves:
 - Lower s bits used as index to find a set. Total sets $S = 2^s$
 - The higher (b s) bits are used for the tag
- Associativity n (i.e., the number of ways in a cache set) is independent of the the split between index and tag



Locality again


- So far: temporal locality
- What about spatial?
- Idea: Each cache location (cache line) store multiple bytes

Cache




0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	а
1001	b
1010	С
1011	d
1100	
1101	
1110	
1111	

Cache



	-
0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	а
1001	b
1010	С
1011	d
1100	
1101	
1110	
1111	

Cache




0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	а
1001	b
1010	С
1011	d
1100	
1101	
1110	
1111	

Memory

• Read 1000


Cache



0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	а
1001	b
1010	С
1011	d
1100	
1101	
1110	
1111	

- Read 1000
- Read 1001 (Hit!)


Cache



Memory	
0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	а
1001	b
1010	С
1011	d
1100	
1101	
1110	
1111	

- Read 1000
- Read 1001 (Hit!)
- Read 1010


Cache



	wemory
0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	а
1001	b
1010	С
1011	d
1100	
1101	
1110	
1111	

- Read 1000
- Read 1001 (Hit!)
- Read 1010
- Read 1011 (Hit!)


Cache



	wennory
0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	а
1001	b
1010	С
1011	d
1100	
1101	
1110	
1111	

- Read 1000
- Read 1001 (Hit!)
- Read 1010
- Read 1011 (Hit!)
- How to access the cache now?


Cache



	Memory
0 <u>00</u> 0	
0 <u>00</u> 1	
0 <u>01</u> 0	
0 <u>01</u> 1	
0 <u>10</u> 0	
0 <u>10</u> 1	
0 <u>11</u> 0	
0 <u>11</u> 1	
1 <u>00</u> 0	а
1 <u>00</u> 1	b
1 <u>01</u> 0	С
1 <u>01</u> 1	d
1 <u>10</u> 0	
1 <u>10</u> 1	
1 <u>11</u> 0	
1 <u>11</u> 1	

- Read 1000
- Read 1001 (Hit!)
- Read 1010 \bullet
- Read 1011 (Hit!) •

Cache




	Memory
0 <u>00</u> 0	
0 <u>00</u> 1	
0 <u>01</u> 0	
0 <u>01</u> 1	
0 <u>10</u> 0	
0 <u>10</u> 1	
0 <u>11</u> 0	
0 <u>11</u> 1	
1 <u>00</u> 0	а
1 <u>00</u> 1	b
1 <u>01</u> 0	С
1 <u>01</u> 1	d
1 <u>10</u> 0	
1 <u>10</u> 1	
1 <u>11</u> 0	
1 <u>11</u> 1	

Mamory

- Read 1000 •
- Read 1001 (Hit!) \bullet
- Read 1010 \bullet
- Read 1011 (Hit!) •

Cache



Memory

0 <u>00</u> 0	
0 <u>00</u> 1	
0 <u>01</u> 0	
0 <u>01</u> 1	
0 <u>10</u> 0	
0 <u>10</u> 1	
0 <u>11</u> 0	
0 <u>11</u> 1	
1 <u>00</u> 0	а
1 <u>00</u> 1	b
1 <u>01</u> 0	С
1 <u>01</u> 1	d
1 <u>10</u> 0	
1 <u>10</u> 1	
1 <u>11</u> 0	
1 <u>11</u> 1	

• Read 1000

- Read 1001 (Hit!)
- Read 1010
- Read 1011 (Hit!)

Cache Access Summary

- Assuming b bits in a memory address
- The *b* bits are split into three fields:
 - Lower / bits are used for byte offset within a cache line. Cache line size $L = 2^{1}$
 - Next *s* bits used as index to find a set. Total sets $S = 2^s$
 - The higher (*b l s*) bits are used for the tag
- Associativity *n* is independent of the the split between index and tag



• Read miss: Put into cache

- Read miss: Put into cache
 - Any reason not to put into cache?

- Read miss: Put into cache
 - Any reason not to put into cache?
 - What to replace? Depends on the replacement policy. More on this later.

- Read miss: Put into cache
 - Any reason not to put into cache?
 - What to replace? Depends on the replacement policy. More on this later.
- Read hit: Nothing special. Enjoy the hit!

• Intricacy: data value is modified!

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted
- Write-back
 - + Can consolidate multiple writes to the same block before eviction. Potentially saves bandwidth between cache and memory + saves energy
 - Need a bit in the tag store indicating the block is "dirty/modified"

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted
- Write-back
 - + Can consolidate multiple writes to the same block before eviction. Potentially saves bandwidth between cache and memory + saves energy
 - Need a bit in the tag store indicating the block is "dirty/modified"
- Write-through
 - + Simpler
 - + Memory is up to date
 - - More bandwidth intensive; no coalescing of writes
 - Requires transfer of the whole cache line (although only one byte might have been modified)

Handling Writes (Miss)

- Do we allocate a cache line on a write miss?
 - Write-allocate: Allocate on write miss
 - Non-Write-Allocate: No-allocate on write miss

Handling Writes (Miss)

- Do we allocate a cache line on a write miss?
 - Write-allocate: Allocate on write miss
 - Non-Write-Allocate: No-allocate on write miss
- Allocate on write miss
 - + Can consolidate writes instead of writing each of them individually to memory
 - + Simpler because write misses can be treated the same way as read misses

Handling Writes (Miss)

- Do we allocate a cache line on a write miss?
 - Write-allocate: Allocate on write miss
 - Non-Write-Allocate: No-allocate on write miss
- Allocate on write miss
 - + Can consolidate writes instead of writing each of them individually to memory
 - + Simpler because write misses can be treated the same way as read misses
- Non-allocate
 - + Conserves cache space if locality of writes is low (potentially better cache hit rate)

- Separate or Unified?
- Unified:

- Separate or Unified?
- Unified:
 - + Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., split Inst and Data caches)


- Separate or Unified?
- Unified:
 - + Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., split Inst and Data caches)
 - Instructions and data can thrash each other (i.e., no guaranteed space for either)

- Separate or Unified?
- Unified:
 - + Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., split Inst and Data caches)
 - Instructions and data can thrash each other (i.e., no guaranteed space for either)
 - Inst and Data are accessed in different places in the pipeline.
 Where do we place the unified cache for fast access?

- Separate or Unified?
- Unified:
 - + Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., split Inst and Data caches)
 - Instructions and data can thrash each other (i.e., no guaranteed space for either)
 - Inst and Data are accessed in different places in the pipeline.
 Where do we place the unified cache for fast access?
- First level caches are almost always split
 - Mainly for the last reason above


- Separate or Unified?
- Unified:
 - + Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., split Inst and Data caches)
 - Instructions and data can thrash each other (i.e., no guaranteed space for either)
 - Inst and Data are accessed in different places in the pipeline.
 Where do we place the unified cache for fast access?
- First level caches are almost always split
 - Mainly for the last reason above
- Second and higher levels are almost always unified

General Rule: Bigger == Slower




- How big should the cache be?
 - Too small and too much memory traffic
 - Too large and cache slows down execution (high latency)

General Rule: Bigger == Slower




- How big should the cache be?
 - Too small and too much memory traffic
 - Too large and cache slows down execution (high latency)
- Make multiple levels of cache
 - Small L1 backed up by larger L2
 - Today's processors typically have 3 cache levels

General Rule: Bigger == Slower




- How big should the cache be?
 - Too small and too much memory traffic
 - Too large and cache slows down execution (high latency)
- Make multiple levels of cache
 - Small L1 backed up by larger L2
 - Today's processors typically have 3 cache levels

General Rule: Bigger == Slower



- How big should the cache be?
 - Too small and too much memory traffic
 - Too large and cache slows down execution (high latency)
- Make multiple levels of cache
 - Small L1 backed up by larger L2
 - Today's processors typically have 3 cache levels

A Real Intel Processor



• Which cache line should be replaced?

- Which cache line should be replaced?
 - Direct mapped? Only one place!

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first


- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first
 - If all are valid, consult the replacement policy

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first
 - If all are valid, consult the replacement policy
 - Randomly pick one???


- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first
 - If all are valid, consult the replacement policy
 - Randomly pick one???
 - Ideally: Replace the cache line that's least likely going to be used again

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first
 - If all are valid, consult the replacement policy
 - Randomly pick one???
 - Ideally: Replace the cache line that's least likely going to be used again
 - Approximation: Least recently used (LRU)

- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?




- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?




- Hit on 0
- Hit on 1
- Miss, evict 0

- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?



- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?



- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?



- Hit on 0
- Hit on 1
- Miss, evict 0

- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?



- Hit on 0
- Hit on 1
- Miss, evict 0 🔶

• Question: 4-way set associative cache:



- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?



- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?



- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?
 - Essentially have to track the ordering of all cache lines




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?
 - Essentially have to track the ordering of all cache lines
 - What are the hardware structures needed?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?
 - Essentially have to track the ordering of all cache lines
 - What are the hardware structures needed?
 - In reality, true LRU is never implemented. Too complex.





- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1


- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?
 - Essentially have to track the ordering of all cache lines
 - What are the hardware structures needed?
 - In reality, true LRU is never implemented. Too complex.
 - "Pseudo-LRU" is usually used in real processors.





- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1















Cache Access








Cache Access




Locate set


Check if any line in set


Direct mapped: One line per set Assume: cache line size 8 bytes





Address of char:












Direct mapped: One line per set Assume: cache line size 8 bytes



If tag doesn't match: old line is evicted and replaced

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],
1	[0 <u>00</u> 1 ₂],
7	[0 <u>11</u> 1 ₂],
8	[1 <u>00</u> 0 ₂],
0	[0 <u>00</u> 0 ₂]

	V	Tag	Line
Set 0	0	?	?
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	0	?	?
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Line
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

 v
 Tag
 Line

 Set 0
 1
 0
 M[0-1]

 Set 1
 The two bytes at memory address 0 and 1

 Set 2

 Set 3

t=1	s=2	b=1
Х	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

v Tag Line
Set 0 1 0 M[0-1]
The two bytes at memory address 0 and 1
Set 1 Set 2 Set 3 Set

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	miss

t=1	s=2	b=1
X	XX	X

4-bit address space, i.e., Memory = 16 bytes B=2 bytes/line, S=4 sets, E=1 line/set


Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1 <u>00</u> 0 ₂],	miss
0	[0 <u>00</u> 0 ₂]	miss


E = 2: Two lines per set Assume: cache line size 8 bytes

Address of short int:

t bits 0...01 100



E = 2: Two lines per set Assume: cache line size 8 bytes




E = 2: Two lines per set Assume: cache line size 8 bytes

Address of short int:

0...01

100


t bits



E = 2: Two lines per set

Assume: cache line size 8 bytes






E = 2: Two lines per set

Assume: cache line size 8 bytes


Address of short int:



E = 2: Two lines per set

Assume: cache line size 8 bytes

Address of short int:




Offset within a line

E = 2: Two lines per set

Assume: cache line size 8 bytes






short int (2 Bytes) is here

E = 2: Two lines per set

Assume: cache line size 8 bytes






short int (2 Bytes) is here

No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU),



4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 cache lines/set


Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 ₂],
1	[00 <u>0</u> 1 ₂],
7	[01 <u>1</u> 1 ₂],
8	[10 <u>0</u> 0 ₂],
0	[00 <u>0</u> 0 ₂]

 v
 Tag
 Line

 Set 0
 0
 ?

0



4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 cache lines/set

Address trace (reads, one byte per read):


0	[00 <u>0</u> 0 ₂],	miss
1	[00 <u>0</u> 1 ₂],	
7	[01 <u>1</u> 1 ₂],	
8	[10 <u>0</u> 0 ₂],	
0	[00 <u>0</u> 0 ₂]	

 v
 Tag
 Line

 Set 0
 0
 ?
 0

0

Set 1	0		0	
	-		-	




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 cache lines/set

Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 ₂],	miss
1	[00 <u>0</u> 1 ₂],	
7	[01 <u>1</u> 1 ₂],	
8	[10 <u>0</u> 0 ₂],	
0	[00 <u>0</u> 0 ₂]	

 v
 Tag
 Line

 Set 0
 1
 00
 M[0-1]
 0




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 cache lines/set

Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 ₂],	miss
1	[00 <u>0</u> 1 ₂],	hit
7	[01 <u>1</u> 1 ₂],	
8	[10 <u>0</u> 0 ₂],	
0	[00 <u>0</u> 0 ₂]	

 v
 Tag
 Line

 Set 0
 1
 00
 M[0-1]
 0




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 cache lines/set

Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 ₂],	miss
1	[00 <u>0</u> 1 ₂],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[10 <u>0</u> 0 ₂],	
0	[00 <u>0</u> 0 ₂]	

 v
 Tag
 Line

 Set 0
 1
 00
 M[0-1]
 0




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 cache lines/set

Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 ₂],	miss
1	[00 <u>0</u> 1 ₂],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[10 <u>0</u> 0 ₂],	
0	[00 <u>0</u> 0 ₂]	

 v
 Tag
 Line

 Set 0
 1
 00
 M[0-1]
 0




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 cache lines/set

Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 ₂],	miss
1	[00 <u>0</u> 1 ₂],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[10 <u>0</u> 0 ₂],	miss
0	[00 <u>0</u> 0 ₂]	

 v
 Tag
 Line

 Set 0
 1
 00
 M[0-1]
 0




4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 cache lines/set

Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 ₂],	miss
1	[00 <u>0</u> 1 ₂],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[10 <u>0</u> 0 ₂],	miss
0	[00 <u>0</u> 0 ₂]	

 v
 Tag
 Line

 Set 0
 1
 00
 M[0-1]
 1
 10
 M[8-9]



4-bit address space, i.e., Memory = 16 bytes S=2 sets, E=2 cache lines/set

Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 ₂],	miss
1	[00 <u>0</u> 1 ₂],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[10 <u>0</u> 0 ₂],	miss
0	[00 <u>0</u> 0 ₂]	hit

 v
 Tag
 Line

 Set 0
 1
 00
 M[0-1]
 1
 10
 M[8-9]