

# **CSC 252: Computer Organization**

## **Spring 2022: Lecture 26**

Instructor: Yuhao Zhu

Department of Computer Science  
University of Rochester

# Announcements

- Assignment 5 due April 21.
- Will release assignment 4 grades soon.

10	11	12	13	14	15	16
17	18	19	20	21 Today Due	22	23
24	25	26	27	28	29	30
Last Lecture						

# Fine-Grained Switching


- One big bonus of fine-grained switching: no need for branch predictor!!

## The stalling approach

```

    xorg %rax, %rax
    jne L1          # Not taken
Stall
Stall
    irmovq $1, %rax # Fall Through
L1:  irmovq $4, %rcx  # Target
     irmovq $3, %rax # Target + 1

```



# Fine-Grained Switching

- One big bonus of fine-grained switching: no need for branch predictor!!

## The branch prediction approach

# demo-j.ys

0x000: xorq %rax,%rax

0x002: jne target # Not taken

0x016: **irmovq \$2,%rdx** # Target


*bubble*

0x020: irmovq \$3,%rbx # Target+1

*bubble*

0x00b: **irmovq \$1,%rax** # Fall through

0x015: halt






# Fine-Grained Switching

- One big bonus of fine-grained switching: no need for branch predictor!!

## The fine-grained multi-threading approach

```
xorg %rax, %rax
Inst x from TID=1
Inst y from TID=2
jne L1 # Not taken
Inst x+1 from TID=1
Inst y+1 from TID=2
irmovq $1, %rax # Fall Through
Inst x+2 from TID=1
Inst y+2 from TID=2
... ..
```




# Fine-Grained Switching

- One big bonus of fine-grained switching: no need for branch predictor!!
  - Context switching overhead would be very high! Use separate hardware contexts for each thread (e.g., separate register files).

## The fine-grained multi-threading approach

```
xorg %rax, %rax
Inst x from TID=1
Inst y from TID=2
jne L1          # Not taken
Inst x+1 from TID=1
Inst y+1 from TID=2
irmovq $1, %rax # Fall Through
Inst x+2 from TID=1
Inst y+2 from TID=2
... ..
```




# Fine-Grained Switching

- One big bonus of fine-grained switching: no need for branch predictor!!
  - Context switching overhead would be very high! Use separate hardware contexts for each thread (e.g., separate register files).
  - GPUs do this (among other things). More later.

## The fine-grained multi-threading approach

```
xorg %rax, %rax
Inst x from TID=1
Inst y from TID=2
jne L1          # Not taken
Inst x+1 from TID=1
Inst y+1 from TID=2
irmovq $1, %rax # Fall Through
Inst x+2 from TID=1
Inst y+2 from TID=2
... ..
```



# Thread Switching

- A perhaps not great analogy: yellow traffic light

# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources

# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?

# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?

**Thread 1 (main thread)**      **Thread 2 (peer thread)**

**stack 1**

**Thread 1 context:**  
Data registers  
Condition codes  
SP1  
PC1

**stack 2**

**Thread 2 context:**  
Data registers  
Condition codes  
SP2  
PC2

# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread



# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?

# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory

# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory
  - Have dedicated context for each thread (e.g., each thread has a dedicated register file)

# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory
  - Have dedicated context for each thread (e.g., each thread has a dedicated register file)
    - Lots of hardware resources, but is a must if we want to support a lot of threads.


# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory
  - Have dedicated context for each thread (e.g., each thread has a dedicated register file)
    - Lots of hardware resources, but is a must if we want to support a lot of threads.
    - GPU does this (later).


# Thread Switching

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory
  - Have dedicated context for each thread (e.g., each thread has a dedicated register file)
    - Lots of hardware resources, but is a must if we want to support a lot of threads.
    - GPU does this (later).
    - CPU does this for a limited number of threads (hyper-threading, later).

# Multi-threading Illustration (so far...)




# Multi-threading Illustration (so far...)






# Modern Single-Core: Superscalar

- Typically has multiple function units to allow for decoding and issuing multiple instructions at the same time
- Called “Superscalar”







# From Scalar to Multi-Scalar Multi-threading




# From Scalar to Multi-Scalar Multi-threading

Functional Units




-  Thread 1
-  Context Switch
-  Thread 2




# Simultaneous Multi-Threading (SMT)

- Intel call it hyper-threading.
- Replicate enough hardware structures to process K instruction streams, i.e., threads. K copies of all registers. Share functional units.
- SMT = Superscalar + Multi-threading



# Simultaneous Multi-Threading (SMT)




- Intel call it hyper-threading.
- Replicate enough hardware structures to process K instruction streams, i.e., threads. K copies of all registers. Share functional units.
- SMT = Superscalar + Multi-threading



# Conventional Multi-threading vs. Hyper-threading

Coarse-grained MT on  
a superscalar core


SMT



# Conventional Multi-threading vs. Hyper-threading

## Coarse-grained MT on a superscalar core

# SMT




Can now make use of idle issue slots in conventional MT cores.

# Conventional Multi-threading vs. Hyper-threading

## Coarse-grained MT on a superscalar core

# SMT



Can now make use of idle issue slots in conventional MT cores.



Multiple threads actually execute in parallel (even with one single core)



# Conventional Multi-threading vs. Hyper-threading

Coarse-grained MT on  
a superscalar core

SMT



Can now make use of idle issue slots in conventional MT cores.


Multiple threads actually execute in parallel (even with one single core)

No/little context switch overhead

# Today

- From process to threads
  - Basic thread execution model
- Multi-threading programming
- **Hardware support of threads**
  - Single core
  - **Multi-core**
  - Cache coherence


# Multi-Threading on a Multi-core Processor



- Each core can run multiple threads, mostly through coarse-grained switching.
- Fine-grained switching on conventional multi-core CPU is too costly.


# Combine Multi-core with SMT

- Common for laptop/desktop/server machine. E.g., 2 physical cores, each core has 2 hyper-threads => 4 virtual cores.
- Not for mobile processors (Hyper-threading costly to implement)




# Asymmetric Multiprocessor (AMP)

- Offer a large performance-energy trade-off space



# Asymmetric Chip-Multiprocessor (ACMP)

- Already used in commodity devices (e.g., Samsung Galaxy S6, iPhone 7)



# Today

- From process to threads
  - Basic thread execution model
- Multi-threading programming
- **Hardware support of threads**
  - Single core
  - Multi-core
  - Cache coherence

# The Issue

- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.



# The Issue

- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.

# The Issue

- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.

## Thread 0

Mem[A] = 1

## Thread 1

...

Print Mem[A]

The diagram illustrates a race condition in a multi-core processor. Thread 0 (on Core 0) writes the value 1 to memory location A (Mem[A]). Thread 1 (on Core 1) is shown with an ellipsis (...) indicating it has been executing for some time. A horizontal dashed line represents a memory barrier or a point in time. An arrow points from the assignment 'Mem[A] = 1' in Thread 0's column, crosses the dashed line, and points to the 'Print Mem[A]' statement in Thread 1's column, indicating that Thread 1's print statement will execute after Thread 0's write, despite the barrier.

# The Issue

- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.
- Each read should receive the value last written by anyone


## Thread 0

Mem[A] = 1

## Thread 1

...

Print Mem[A]



The diagram illustrates a sequence of events between two threads. On the left, under the heading 'Thread 0', the action 'Mem[A] = 1' is shown. On the right, under the heading 'Thread 1', the action 'Print Mem[A]' is shown. A horizontal dashed line separates the two threads. An arrow points from the 'Mem[A] = 1' action in Thread 0 to the 'Print Mem[A]' action in Thread 1, indicating that Thread 1's print statement occurs after Thread 0's write operation.

# The Issue

- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.
- Each read should receive the value last written by anyone
- **Basic question:** If multiple cores access the same data, how do they ensure they all see a consistent state?


## Thread 0

Mem[A] = 1

## Thread 1

...


Print Mem[A]



The diagram illustrates a sequence of operations across two threads. On the left, under the heading 'Thread 0', the operation 'Mem[A] = 1' is shown. On the right, under the heading 'Thread 1', an ellipsis '...' is shown above the operation 'Print Mem[A]'. A horizontal dashed line spans the width of the diagram, representing a timeline or sequence of events. An arrow originates from the text 'Mem[A] = 1' and points diagonally down and to the right, crossing the dashed line and ending at the 'Print Mem[A]' operation in Thread 1.


# The Issue

- Without cache, the issue is (theoretically) solvable by using mutex.
- ...because there is only one copy of  $x$  in the entire system. Accesses to  $x$  in memory are serialized by mutex.




# The Issue

- What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)




# The Issue

- What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)



# The Issue


- What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)






# The Issue

- What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)




# The Issue

- What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)




# The Issue

- What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)




# The Issue

- What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)



# The Issue

- What if each core **cache** the same data, how do they ensure they all see a consistent state? (assuming a write-back cache)



# Cache Coherence: The Idea

- **Issue:** there are multiple copies of the same data in the system, and they could have different values at the same time.

# Cache Coherence: The Idea

- **Issue:** there are multiple copies of the same data in the system, and they could have different values at the same time.
- **Idea:** ensure multiple copies have same value, i.e., *coherent*

# Cache Coherence: The Idea

- **Issue:** there are multiple copies of the same data in the system, and they could have different values at the same time.
- **Idea:** ensure multiple copies have same value, i.e., *coherent*
- **How?** Two options:



# Cache Coherence: The Idea

- **Issue:** there are multiple copies of the same data in the system, and they could have different values at the same time.
- **Idea:** ensure multiple copies have same value, i.e., *coherent*
- **How?** Two options:
  - **Update:** push new value to all copies (in other caches)

# Cache Coherence: The Idea

- **Issue:** there are multiple copies of the same data in the system, and they could have different values at the same time.
- **Idea:** ensure multiple copies have same value, i.e., *coherent*
- **How?** Two options:
  - **Update:** push new value to all copies (in other caches)
  - **Invalidate:** invalidate other copies (in other caches)

# Readings: Cache Coherence

- Most helpful

- Culler and Singh, Parallel Computer Architecture
  - Chapter 5.1 (pp 269 – 283), Chapter 5.3 (pp 291 – 305)
- Patterson&Hennessy, Computer Organization and Design
  - Chapter 5.8 (pp 534 – 538 in 4<sup>th</sup> and 4<sup>th</sup> revised eds.)
- Papamarcos and Patel, “[A low-overhead coherence solution for multiprocessors with private cache memories](#),” ISCA 1984.

- Also very useful

- Censier and Feautrier, “[A new solution to coherence problems in multicache systems](#),” IEEE Trans. Computers, 1978.
- Goodman, “[Using cache memory to reduce processor-memory traffic](#),” ISCA 1983.
- Laudon and Lenoski, “[The SGI Origin: a ccNUMA highly scalable server](#),” ISCA 1997.
- Martin et al, “[Token coherence: decoupling performance and correctness](#),” ISCA 2003.
- Baer and Wang, “[On the inclusion properties for multi-level cache hierarchies](#),” ISCA 1988.

# Does Hardware Have to Keep Cache Coherent?

- Hardware-guaranteed cache coherence is complex to implement.

# Does Hardware Have to Keep Cache Coherent?

- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?

# Does Hardware Have to Keep Cache Coherent?

- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?
- Key: ISA must provide cache flush/invalidate instructions
  - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
  - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
  - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.

# Does Hardware Have to Keep Cache Coherent?


- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?
- **Key: ISA must provide cache flush/invalidate instructions**
  - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
  - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
  - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.
- **Classic example: TLB**
  - Hardware does not guarantee that TLBs of different core are coherent
  - ISA provides instructions for OS to flush PTEs
  - Called "TLB shutdown"

# Today



- Power consumption and dark silicon
- GPU
- Accelerators





# Dynamic Power



# Dynamic Power





# Dynamic Power



$$\begin{aligned}
 E_{sw} &= \int_{t_0}^{t_1} P(t) dt = \int_{t_0}^{t_1} (V_{dd} - v) \cdot i(t) dt = \int_{t_0}^{t_1} (V_{dd} - v) \cdot c (dv/dt) dt = \\
 &= cV_{dd} \int_{t_0}^{t_1} dv - c \int_{t_0}^{t_1} v \cdot dv = cV_{dd}^2 - 1/2cV_{dd}^2 = \boxed{1/2cV_{dd}^2}
 \end{aligned}$$




# Dynamic Power



Energy dissipated for every transition (0- $\rightarrow$ 1 or 1- $\rightarrow$ 0)

$$\begin{aligned}
 E_{sw} &= \int_{t_0}^{t_1} P(t) dt = \int_{t_0}^{t_1} (V_{dd} - v) \cdot i(t) dt = \int_{t_0}^{t_1} (V_{dd} - v) \cdot c (dv/dt) dt = \\
 &= cV_{dd} \int_{t_0}^{t_1} dv - c \int_{t_0}^{t_1} v \cdot dv = cV_{dd}^2 - 1/2cV_{dd}^2 = \boxed{1/2cV_{dd}^2}
 \end{aligned}$$

# Dynamic Power



**Average dynamic power of a transistor:**

$$P = \alpha \cdot (E / T) = \alpha \cdot E f = \frac{1}{2} \alpha C V_{dd}^2 f$$

$\alpha$ : switch activity factor. No switching, no dynamic power consumption

# Dynamic Power

$$P = k C V^2 f$$

# Dynamic Power

$$P = k C V^2 f$$

- Increasing  $f$  requires  $V$  to be increased proportionally

# Dynamic Power

$$P = k C V^2 f$$

- Increasing  $f$  requires  $V$  to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage



# Dynamic Power

$$P = k C V^2 f$$

- Increasing  $f$  requires  $V$  to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage
  - “Overclocking” just increases the clock speed without increasing voltage => machine might crash (cycle time shorter than the critical path delay)

# Dynamic Power

$$P = k C V^2 f$$

- Increasing  $f$  requires  $V$  to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage
  - “Overclocking” just increases the clock speed without increasing voltage => machine might crash (cycle time shorter than the critical path delay)
  - Corollary: reducing voltage requires reducing frequency

# Dynamic Power

$$P = k C V^2 f$$

- Increasing  $f$  requires  $V$  to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage
  - “Overclocking” just increases the clock speed without increasing voltage => machine might crash (cycle time shorter than the critical path delay)
  - Corollary: reducing voltage requires reducing frequency
  - 15% reduction in voltage requires about 15% slow down in frequency

# Dynamic Power

$$P = k C V^2 f$$

- Increasing  $f$  requires  $V$  to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage
  - “Overclocking” just increases the clock speed without increasing voltage => machine might crash (cycle time shorter than the critical path delay)
  - Corollary: reducing voltage requires reducing frequency
  - 15% reduction in voltage requires about 15% slow down in frequency
  - What’s the impact on dynamic power?  $0.85^3 \approx 60\%$  -> 40% dynamic power reduction.

# Dynamic Power Favors Parallelisms

$$P = k C f^3$$

- Dynamic power favors parallel processing over higher clock rate

# Dynamic Power Favors Parallelisms

$$P = k C f^3$$

- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & **4x power**

# Dynamic Power Favors Parallelisms

$$P = k C f^3$$

- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & **4x power**
  - Take a core and clock it 4 times faster: 4x speedup but **64x dynamic power!**

# Dynamic Power Favors Parallelisms

$$P = k C f^3$$

- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & **4x power**
  - Take a core and clock it 4 times faster: 4x speedup but **64x dynamic power!**
- Another way to think about this



# Dynamic Power Favors Parallelisms

$$P = k C f^3$$

- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & **4x power**
  - Take a core and clock it 4 times faster: 4x speedup but **64x dynamic power!**
- Another way to think about this
  - If a task can be perfectly parallelized by 4 cores, we can reduce the clock frequency of each core to 1/4 while retaining the same performance

# Dynamic Power Favors Parallelisms

$$P = k C f^3$$

- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & **4x power**
  - Take a core and clock it 4 times faster: 4x speedup but **64x dynamic power!**
- Another way to think about this
  - If a task can be perfectly parallelized by 4 cores, we can reduce the clock frequency of each core to 1/4 while retaining the same performance
  - Dynamic power becomes  $4 \times (1/4)^3 = 1/16$


# Moore's Law

- Gordon Moore in 1965 predicted that the number of transistors doubles every year




# Moore's Law

- Gordon Moore in 1965 predicted that the number of transistors doubles every year




# Moore's Law

- Gordon Moore in 1965 predicted that the number of transistors doubles every year




# Moore's Law

- Gordon Moore in 1965 predicted that the number of transistors doubles every year




# Moore's Law

- Gordon Moore in 1965 predicted that the number of transistors doubles every year
- In 1975 he revised the prediction to doubling every 2 years




# Moore's Law

- Gordon Moore in 1965 predicted that the number of transistors doubles every year
- In 1975 he revised the prediction to doubling every 2 years
- Today's widely-known Moore's Law: number of transistors double about every 18 months (Moore never used the number 18...)






# Moore's Law




# Dennard Scaling



*Scale factor  $\alpha < 1$*

*$\alpha = 0.7 \Rightarrow 2X$  more transistors!*

# Dennard Scaling




Parameter	Value	Scaled Value
Dopant concentrations	$N_a, N_d$	$N_a/\alpha, N_d/\alpha$
Dimensions	$L, W, T_{ox}$	$\alpha L, \alpha W, \alpha T_{ox}$
Field	$E$	$E$
Voltage	$V$	$\alpha V$
Capacitance	$C$	$\alpha C$
Current	$I$	$\alpha I$

*Scale factor  $\alpha < 1$*

$\alpha = 0.7 \Rightarrow 2X$  more transistors!


# Dennard Scaling



Parameter	Value	Scaled Value
Dopant concentrations	$N_a, N_d$	$N_a/\alpha, N_d/\alpha$
Dimensions	$L, W, T_{ox}$	$\alpha L, \alpha W, \alpha T_{ox}$
Field	$E$	$E$
Voltage	$V$	$\alpha V$
Capacitance	$C$	$\alpha C$
Current	$I$	$\alpha I$
Transistors/Area	$d$	$d/\alpha^2$

**Scale factor  $\alpha < 1$**   
 **$\alpha = 0.7 \Rightarrow 2X$  more transistors!**

# Dennard Scaling




*Scale factor  $\alpha < 1$*

$\alpha = 0.7 \Rightarrow 2X$  more transistors!

Parameter	Value	Scaled Value
Dopant concentrations	$N_a, N_d$	$N_a/\alpha, N_d/\alpha$
Dimensions	$L, W, T_{ox}$	$\alpha L, \alpha W, \alpha T_{ox}$
Field	$E$	$E$
Voltage	$V$	$\alpha V$
Capacitance	$C$	$\alpha C$
Current	$I$	$\alpha I$
Transistors/Area	$d$	$d/\alpha^2$
Propagation time ( $\sim CV/I$ )	$t$	$\alpha t$
Frequency ( $1/t$ )	$f$	$f/\alpha$

# Dennard Scaling



**Scale factor  $\alpha < 1$**   
 $\alpha = 0.7 \Rightarrow 2X$  more transistors!

Parameter	Value	Scaled Value
Dopant concentrations	$N_a, N_d$	$N_a/\alpha, N_d/\alpha$
Dimensions	$L, W, T_{ox}$	$\alpha L, \alpha W, \alpha T_{ox}$
Field	$E$	$E$
Voltage	$V$	$\alpha V$
Capacitance	$C$	$\alpha C$
Current	$I$	$\alpha I$

Transistors/Area	$d$	$d/\alpha^2$
------------------	-----	--------------

Propagation time ( $\sim CV/I$ )	$t$	$\alpha t$
Frequency ( $1/t$ )	$f$	$f/\alpha$

Power ( $CV^2f$ )	$P$	$\alpha^2 P$
<b>Power/area (Power density)</b>	<b><math>P_d</math></b>	<b><math>P_d</math></b>

# Implications of Dennard Scaling and Moore's Law

- Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.

# Implications of Dennard Scaling and Moore's Law

- Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.
- More transistors means better microarchitecture, which leads to better performance even under the same frequency.



# Implications of Dennard Scaling and Moore's Law

- Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.
- More transistors means better microarchitecture, which leads to better performance even under the same frequency.
- Higher frequency means better performance even under the same microarchitecture.

# Implications of Dennard Scaling and Moore's Law

- Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.
- More transistors means better microarchitecture, which leads to better performance even under the same frequency.
- Higher frequency means better performance even under the same microarchitecture.
- Overall, software gets a free ride: wait for the next generation of hardware and performance will naturally increase without consuming more power.

# Implications of Dennard Scaling and Moore's Law

- Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.
- More transistors means better microarchitecture, which leads to better performance even under the same frequency.
- Higher frequency means better performance even under the same microarchitecture.
- Overall, software gets a free ride: wait for the next generation of hardware and performance will naturally increase without consuming more power.

Moore's law gave us more transistors;  
Dennard scaling made them useful.

Bob Colwell, DAC 2013, June 4, 2013

# 2005: End of Dennard Scaling

- What Happened?
  - Supply voltage  $V_{dd}$  stops scaling (Can't drop voltage below  $\sim 1$  V)
  - Remember Power =  $CV^2f$

# 2005: End of Dennard Scaling

- What Happened?

- Supply voltage  $V_{dd}$  stops scaling (Can't drop voltage below  $\sim 1$  V)
- Remember Power =  $CV^2f$

- Why?

- There is a fundamental limit as to how much voltage we need to switch a transistor, called threshold voltage ( $V_{th}$ ).
- $V_{th}$  stopped scaling because leakage power/reliability/variation becomes huge issues, and accordingly  $V_{dd}$  stops scaling


# 2005: End of Dennard Scaling

- What Happened?

- Supply voltage  $V_{dd}$  stops scaling (Can't drop voltage below  $\sim 1$  V)
- Remember

- Why?

- There is a switch a tr
- $V_{th}$  stoppe
- becomes



the need to  
variation  
g

# 2005: End of Dennard Scaling


- What Happened?

- Supply voltage  $V_{dd}$  stops scaling (Can't drop voltage below  $\sim 1$  V)
- Remember  $\text{Power} = CV^2f$

- Why?


- There is a fundamental limit as to how much voltage we need to switch a transistor, called threshold voltage ( $V_{th}$ ).
- $V_{th}$  stopped scaling because leakage power/reliability/variation becomes huge issues, and accordingly  $V_{dd}$  stops scaling
- The demise of Dennard Scaling means the power density (power consumption per unit area) will increase rather than staying stable.

# 2005: End of Dennard Scaling







# 2005: End of Dennard Scaling




# 2005: End of Dennard Scaling



# 2005: End of Dennard Scaling



# 2005: End of Dennard Scaling



# Dark Silicon

*n.* [därk, sɪl'ɪ-kən, -kɒn']


More transistors on chip (due to Moore's Law), but a growing fraction cannot actually be used due to power limits (due to the end of Dennard Scaling).

# 2005: End of Dennard Scaling

- Initial response has been to lower frequency and increase cores / chip


# 2005: End of Dennard Scaling

- Initial response has been to lower frequency and increase cores / chip



# 2005: End of Dennard Scaling

- Initial response has been to lower frequency and increase cores / chip
- There is a limit to core scaling. Why?





# 2007: A Revolutionary New Computer





# No Moore's Law for batteries

**Fred Schlachter<sup>1</sup>**

*American Physical Society, Washington, DC 20045*

The public has become accustomed to rapid progress in mobile phone technology, computers, and access to information; tablet computers, smart phones, and other powerful new devices are familiar to most people on the planet.


These developments are due in part to the ongoing exponential increase in computer processing power, doubling approximately every 2 years for the past several decades. This pattern is usually called Moore's Law and is named for Gordon Moore, a co-founder of Intel. The law is not a law like that for gravity; it is an empirical observation, which has become a self-fulfilling prophecy. Unfortunately, much of the public has come to expect that all technology does, will, or should follow such a law, which is not consistent with our everyday observations: For example, the maximum

there is a Moore's Law for computer processors is that electrons are small and they do not take up space on a chip. Chip performance is limited by the lithography technology used to fabricate the chips; as lithography improves ever smaller features can be made on processors. Batteries are not like this. Ions, which transfer charge in batteries, are large, and they take up space, as do anodes, cathodes, and electrolytes. A D-cell battery stores more energy than an AA-cell. Potentials in a battery are dictated by the relevant chemical reactions, thus limiting eventual battery performance. Significant improvement in battery capacity can only be made by changing to a different chemistry.

Scientists and battery experts, who have been optimistic in the recent past about improving lithium-ion batteries and about de-


# “Improving” Energy Capacity

# “Improving” Energy Capacity




600 smartphone from 2006 to 2014 on <http://www.gsmarena.com/makers.php3>

# “Improving” Energy Capacity



600 smartphone from 2006 to 2014 on <http://www.gsmarena.com/makers.php3>

# “Improving” Energy Capacity



600 smartphone from 2006 to 2014 on <http://www.gsmarena.com/makers.php3>

# **“Improving” Energy Capacity**

# “Improving” Energy Capacity





# “Improving” Energy Capacity



SMARTPHONE



PHABLET




TABLET



# “Improving” Energy Capacity



# “Improving” Energy Capacity




# Sources of Energy-Inefficiencies

General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead

# Sources of Energy-Inefficiencies

General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead



**IF:** Instruction fetch

**Ctrl:** Other control logics

**Pipe:** Pipeline reg, bus, clock


**D\$:** Data cache

**RF:** Register file

**ALU:** Functional units

# Sources of Energy-Inefficiencies

General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead



**IF:** Instruction fetch

**Ctrl:** Other control logics

**Pipe:** Pipeline reg, bus, clock


**D\$:** Data cache

**RF:** Register file

**ALU:** Functional units

# Sources of Energy-Inefficiencies

General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead



## Pure Overhead

**IF:** Instruction fetch

**Ctrl:** Other control logics

**Pipe:** Pipeline reg, bus, clock


**D\$:** Data cache

**RF:** Register file

**ALU:** Functional units

# Sources of Energy-Inefficiencies

General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead



## Pure Overhead

**IF:** Instruction fetch

**Ctrl:** Other control logics

**Pipe:** Pipeline reg, bus, clock

**D\$:** Data cache

**RF:** Register file


**ALU:** Functional units

**Doing Actual Work**




# Computation vs. Data Movement

Data movement energy  $\gg$  computation energy






# Computation vs. Data Movement

Data movement energy >> computation energy




# SIMD

- Single Instruction (operating on) Multiple Data
- Amortizing the cost of instruction delivery/control across many execution units (even cores).
- Almost all modern ISAs provide such instructions:
  - x86: MMX/SSE/AVX
  - Arm: Neon



# Graphics Processing Units/GPUs (SIMT)


- Designed for graphics rendering, which is massively parallel.



© David Kirk/NVIDIA and  
Wen-mei W. Hwu, 2007  
ECE 498AL, University of Illinois,  
Urbana-Champaign

Computer Architecture

# Execute shader





```
<diffuseShader>:
sample r0, v4, t0, s0
mul  r3, v0, cb0[0]
madd r3, v1, cb0[1], r3
madd r3, v2, cb0[2], r3
clmp r3, r3, 1(0.0), 1(1.0)
mul  o0, r0, r3
mul  o1, r1, r3
mul  o2, r2, r3
mov  o3, 1(1.0)
```





# Two cores (two fragments in parallel)






fragment 1



fragment 2



# Four cores (four fragments in parallel)



# Sixteen cores

(sixteen fragments in parallel)




16 cores = 16 simultaneous instruction streams







# Instruction stream coherence



But... many fragments should be able to share an instruction stream!

```
<diffuseShader>:
sample r0, v4, t0, s0
mul  r3, v0, cb0[0]
madd r3, v1, cb0[1], r3
madd r3, v2, cb0[2], r3
clmp r3, r3, 1(0.0), 1(1.0)
mul  o0, r0, r3
mul  o1, r1, r3
mul  o2, r2, r3
mov  o3, 1(1.0)
```







Amortize cost/complexity of managing an instruction stream across many ALUs

# SIMD processing



SIMD/vector instructions, each operates on a vector of 8 elements here.





↓

```
VEC8_diffuseShader>:
VEC8_sample vec_r0, vec_v4, t0, vec_s0
VEC8_mul vec_r3, vec_v0, cb0[0]
VEC8_madd vec_r3, vec_v1, cb0[1], vec_r3
VEC8_madd vec_r3, vec_v2, cb0[2], vec_r3
VEC8_clmp vec_r3, vec_r3, 1(0.0), 1(1.0)
VEC8_mul vec_o0, vec_r0, vec_r3
VEC8_mul vec_o1, vec_r1, vec_r3
VEC8_mul vec_o2, vec_r2, vec_r3
VEC8_mov vec_o3, 1(1.0)
```

↓




**16 cores, each with 8 ALUs. Each core here runs the same program (fragment shader)**



16 cores = 128 ALUs

= 16 simultaneous instruction streams


**16 cores, each with 8 ALUs. Cores here run different programs**  
 (some are processing vertices, some are processing fragments)




# Each Core Does Fine-Grained Multi-threading

No need for branch prediction and out-of-order execution.  
Simple core design. Each thread has its own set of registers in hardware to minimize context switch overhead.

Warp: a group of threads (8 here)




Time



# Nvidia Maxwell GPU (2014)

- Today: General Purpose GPU (GPGPU), used for any massive parallel applications:
  - Physics simulation
  - Deep learning
  - Computer vision



# Nvidia Maxwell GPU (2014)

- Today: General Purpose GPU (GPGPU), used for any massive parallel applications:

PCI Express 3.0 Host Interface

NVDA

NVIDIA Corporation

**\$578.34** ↑ 35,164.63% +576.70 MAX

After Hours: \$577.00 (↓ -0.23%) -\$1.34

Closed: May 5, 7:59:33 PM UTC-4 · USD · NASDAQ · Disclaimer

1D 5D 1M 6M YTD 1Y 5Y **MAX**

