# CSC 252: Computer Organization Spring 2023: Lecture 27

#### Instructor: Yuhao Zhu

Department of Computer Science University of Rochester


#### Announcements

• Assignment 5 due April 28 (Extended).

9	10	11	12	13	14	15
16	17	18	19	20	Today	22
23	24	25	26 Last Class	27	<sup>28</sup> Due	29
30	May 1 Final	2	3	4	5	6


 One big bonus of fine-grained switching: no need for branch predictor!!

#### The stalling approach




 One big bonus of fine-grained switching: no need for branch predictor!!

#### The branch prediction approach




• One big bonus of fine-grained switching: no need for branch predictor!!

#### The fine-grained multi-threading approach




- One big bonus of fine-grained switching: no need for branch predictor!!
  - Context switching overhead would be very high! Use separate hardware contexts for each thread (e.g., separate register files).

#### The fine-grained multi-threading approach



- One big bonus of fine-grained switching: no need for branch predictor!!
  - Context switching overhead would be very high! Use separate hardware contexts for each thread (e.g., separate register files).
  - GPUs do this (among other things). More later.

#### The fine-grained multi-threading approach




• A perhaps not great analogy: yellow traffic light

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?



- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory


- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory
  - Have dedicated context for each thread (e.g., each thread has a dedicated register file)

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory
  - Have dedicated context for each thread (e.g., each thread has a dedicated register file)
    - Lots of hardware resources, but is a must if we want to support a lot of threads.


- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory
  - Have dedicated context for each thread (e.g., each thread has a dedicated register file)
    - Lots of hardware resources, but is a must if we want to support a lot of threads.
    - GPU does this (later).

- A perhaps not great analogy: yellow traffic light
- Context switching is pure overhead, but you have to have it in order to support many threads with limited resources
- What does thread switching do?
  - Save the context for the old thread, and restore the context of the new thread
- How do you implement thread context switching?
  - Save/restore thread contexts in memory
  - Have dedicated context for each thread (e.g., each thread has a dedicated register file)
    - Lots of hardware resources, but is a must if we want to support a lot of threads.
    - GPU does this (later).
    - CPU does this for a limited number of threads (hyper-threading, later).

# Multi-threading Illustration (so far...)




# Multi-threading Illustration (so far...)




# Modern Single-Core: Superscalar

- Typically has multiple function units to allow for decoding and issuing multiple instructions at the same time
- Called "Superscalar"



#### From Scalar to Multi-Scalar Multi-threading



#### From Scalar to Multi-Scalar Multi-threading

**Functional Units** 











# Simultaneous Multi-Threading (SMT)

- Intel call it hyper-threading.
- Replicate enough hardware structures to process K instruction streams, i.e., threads. K copies of all registers. Share functional units.
- SMT = Superscalar + Multi-threading




# Simultaneous Multi-Threading (SMT)


- Intel call it hyper-threading.
- Replicate enough hardware structures to process K instruction streams, i.e., threads. K copies of all registers. Share functional units.
- SMT = Superscalar + Multi-threading



Coarse-grained MT on a superscalar core


SMT







Coarse-grained MT on a superscalar core

SMT









Can now make use of idle issue slots in conventional MT cores.

Coarse-grained MT on a superscalar core

SMT









Can now make use of idle issue slots in conventional MT cores.


Multiple threads actually execute in parallel (even with one single core)

Coarse-grained MT on a superscalar core

SMT







Can now make use of idle issue slots in conventional MT cores.


Multiple threads actually execute in parallel (even with one single core)

No/little context switch overhead

# Today

- From process to threads
  - Basic thread execution model
- Multi-threading programming
- Hardware support of threads
  - Single core
  - Multi-core
  - Cache coherence

#### Multi-Threading on a Multi-core Processor



- Each core can run multiple threads, mostly through coarse-grained switching.
- Fine-grained switching on conventional multicore CPU is too costly.


#### **Combine Multi-core with SMT**

- Common for laptop/desktop/server machine. E.g., 2 physical cores, each core has 2 hyper-threads => 4 virtual cores.
- Not for mobile processors (Hyper-threading costly to implement)

CPU-Z						□ X		
CPU Cache	es Mainboard Memory SPD Graphics Bench About							
Processor								
Name	Name Intel			Core i3				
Code Name	Skylake	Ma	Max TDP 65.0 W			ntel?		
Package	Socket 1151 LGA CORE 13							
Technology	14 nm Core Voltage 1.376 V							
Specification	Specification Intel(R) Core(TM) i3-6100 CPU @ 3.70GHz							
Family	6	Model	E	Ste	pping	3		
Ext. Family	6 E	xt. Model	el 5E Rev		vision	R0		
Instructions MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, EM64T, VT-x, AES, AVX, AVX2, FMA3								
Clocks (Core	#0)	Cac	he —					
Core Speed	4439.81 MH	z L1	Data	2 x 32 KE	Bytes	8-way		
Multiplier	x 37.0 (8 - 37	7) L11	L1 Inst. 2 x		Bytes	8-way		
Bus Speed	120.00 MHz	Le	evel 2 2 x 256 KBytes		Bytes	4-way		
Rated FSB		Le	vel 3 T	3 MBy	tes	12-way		
Selection Processor #1 Cores 2 Threads 4								
CPU-Z Ver. 1.76.0.x64 Tools Validate Close							J	

# Asymmetric Multiprocessor (AMP)

• Offer a large performance-energy trade-off space



Performance

# Asymmetric Chip-Multiprocessor (ACMP)

• Already used in commodity devices (e.g., Samsung Galaxy S6, iPhone 7)



# Today


- From process to threads
  - Basic thread execution model
- Multi-threading programming
- Hardware support of threads
  - Single core
  - Multi-core
  - Cache coherence

#### The Issue


• Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.

- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.


- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.




- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.
- Each read should receive the value last written by anyone





- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.
- Each read should receive the value last written by anyone
- **Basic question**: If multiple cores access the same data, how do they ensure they all see a consistent state?





- Without cache, the issue is (theoretically) solvable by using mutex.
- ...because there is only one copy of x in the entire system. Accesses to x in memory are serialized by mutex.























• **Issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.

- **Issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Idea: ensure multiple copies have same value, i.e., coherent

- **Issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Idea: ensure multiple copies have same value, i.e., coherent
- How? Two options:

- **Issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Idea: ensure multiple copies have same value, i.e., coherent
- **How?** Two options:
  - Update: push new value to all copies (in other caches)

- **Issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Idea: ensure multiple copies have same value, i.e., coherent
- **How?** Two options:
  - Update: push new value to all copies (in other caches)
  - Invalidate: invalidate other copies (in other caches)

### **Readings: Cache Coherence**

- Most helpful
  - Culler and Singh, Parallel Computer Architecture
    - Chapter 5.1 (pp 269 283), Chapter 5.3 (pp 291 305)
  - Patterson&Hennessy, Computer Organization and Design
    - Chapter 5.8 (pp 534 538 in 4th and 4th revised eds.)
  - Papamarcos and Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," ISCA 1984.

#### Also very useful

- Censier and Feautrier, "A new solution to coherence problems in multicache systems," IEEE Trans. Computers, 1978.
- Goodman, "Using cache memory to reduce processor-memory traffic," ISCA 1983.
- Laudon and Lenoski, "The SGI Origin: a ccNUMA highly scalable server," ISCA 1997.
- Martin et al, "Token coherence: decoupling performance and correctness," ISCA 2003.
- Baer and Wang, "On the inclusion properties for multi-level cache hierarchies," ISCA 1988.

• Hardware-guaranteed cache coherence is complex to implement.


- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?


- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?
- Key: ISA must provide cache flush/invalidate instructions
  - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
  - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
  - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.


- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?
- Key: ISA must provide cache flush/invalidate instructions
  - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
  - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
  - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.
- Classic example: TLB
  - Hardware does not guarantee that TLBs of different core are coherent
  - ISA provides instructions for OS to flush PTEs
  - Called "TLB shootdown"

## Today


- Power consumption and dark silicon
- GPU
- Accelerators








$$E_{sw} = \int_{t_0}^{t_1} P(t)dt = \int_{t_0}^{t_1} (V_{dd} - v) \cdot i(t)dt = \int_{t_0}^{t_1} (V_{dd} - v) \cdot c(dv/dt)dt =$$
$$= cV_{dd} \int_{t_0}^{t_1} dv - c \int_{t_0}^{t_1} v \cdot dv = cV_{dd}^{2} - \frac{1}{2}cV_{dd}^{2} = \frac{1}{2}cV_{dd}^{2}$$



Energy dissipated for every transition (0->1 or 1->0)

$$E_{sw} = \int_{t_0}^{t_1} P(t)dt = \int_{t_0}^{t_1} (V_{dd} - v) \cdot i(t)dt = \int_{t_0}^{t_1} (V_{dd} - v) \cdot c(dv/dt)dt =$$
$$= cV_{dd} \int_{t_0}^{t_1} dv - c \int_{t_0}^{t_1} v \cdot dv = cV_{dd}^{2} - \frac{1}{2}cV_{dd}^{2} = \frac{1}{2}cV_{dd}^{2}$$



Average dynamic power of a transistor:  $P = a \cdot (E / T) = a \cdot E f = \frac{1}{2} a C V_{dd}^2 f$ 

a: switch activity factor. No switching, no dynamic power consumption

## $P = k C V^2 f$

## $\mathsf{P} = \mathsf{k} \, \mathsf{C} \, \mathsf{V}^2 \, \mathsf{f}$

• Increasing f requires V to be increased proportionally

- Increasing f requires V to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage

- Increasing f requires V to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage
  - "Overclocking" just increases the clock speed without increasing voltage => machine might crash (cycle time shorter than the critical path delay)

- Increasing f requires V to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage
  - "Overclocking" just increases the clock speed without increasing voltage => machine might crash (cycle time shorter than the critical path delay)
  - Corollary: reducing voltage requires reducing frequency

- Increasing f requires V to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage
  - "Overclocking" just increases the clock speed without increasing voltage => machine might crash (cycle time shorter than the critical path delay)
  - Corollary: reducing voltage requires reducing frequency
  - 15% reduction in voltage requires about 15% slow down in frequency

- Increasing f requires V to be increased proportionally
  - Intuitively: a higher frequency means a shorter cycle time, which means the critical path of your processor needs to be shorter, which requires faster transistors, which you get by increasing the voltage
  - "Overclocking" just increases the clock speed without increasing voltage => machine might crash (cycle time shorter than the critical path delay)
  - Corollary: reducing voltage requires reducing frequency
  - 15% reduction in voltage requires about 15% slow down in frequency
  - What's the impact on dynamic power? 0.85<sup>3</sup> ≈ 60% -> 40% dynamic power reduction.

## $P = k C f^3$

• Dynamic power favors parallel processing over higher clock rate

- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & 4x power

- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & 4x power
  - Take a core and clock it 4 times faster: 4x speedup but 64x dynamic power!


- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & 4x power
  - Take a core and clock it 4 times faster: 4x speedup but 64x dynamic power!
- Another way to think about this

- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & 4x power
  - Take a core and clock it 4 times faster: 4x speedup but 64x dynamic power!
- Another way to think about this
  - If a task can be perfectly parallelized by 4 cores, we can reduce the clock frequency of each core to 1/4 while retaining the same performance


# $\mathsf{P} = \mathsf{k} \mathsf{C} \mathsf{f}^3$


- Dynamic power favors parallel processing over higher clock rate
  - Take a core and replicate it 4 times: 4x speedup & 4x power
  - Take a core and clock it 4 times faster: 4x speedup but 64x dynamic power!
- Another way to think about this
  - If a task can be perfectly parallelized by 4 cores, we can reduce the clock frequency of each core to 1/4 while retaining the same performance
  - Dynamic power becomes  $4 \times (1/4)^3 = 1/16$

 Gordon Moore in 1965 predicted that the number of transistors doubles every year





• Gordon Moore in 1965 predicted that the number of transistors doubles every year







 Gordon Moore in 1965 predicted that the number of transistors doubles every year






• Gordon Moore in 1965 predicted that the number of transistors doubles every year







- Gordon Moore in 1965 predicted that the number of transistors doubles every year
- In 1975 he revised the prediction to doubling every 2 years





- Gordon Moore in 1965 predicted that the number of transistors doubles every year
- In 1975 he revised the prediction to doubling every 2 years
- Today's widely-known Moore's Law: number of transistors double about every 18 months (Moore never used the number 18...)






31






Parameter	Value	Scaled Value
Dopant concentrations	Na, Nd	Na/a, Nd/ a
Dimensions	L, W, Tox	aL, aW, aTox
Field	E	E
Voltage	V	αV
Capacitance	С	aC
Current	1	al




Parameter	Value	Scaled Value
Dopant concentrations	Na, Nd	Na/a, Nd/ a
Dimensions	L, W, Tox	aL, aW, aTox
Field	E	E
Voltage	V	aV
Capacitance	С	aC
Current		al
		-
Transistors/Area	d	$d/a^2$

Transistors/Area d

 $d/a^2$ 



Parameter	Value	Scaled Value	
Dopant concentrations	Na, Nd	Na/a, Nd/ a	
Dimensions	L, W, Tox	aL, aW, aTox	
Field	E	E	
Voltage	V	αV	
Capacitance	С	aC	
Current		al	
Transistors/Area	d	d/a <sup>2</sup>	)
Propagation time (~CV/I)	t	at	
Frequency (1/t)	f	f/a	



Scale factor  $\alpha < 1$  $\alpha = 0.7 \Rightarrow 2X$  more transistors!

Parameter	Value	Scaled Value	
Dopant concentrations	Na, Nd	Na/a, Nd/ a	
Dimensions	L, W, Tox	aL, aW, aTox	
Field	E	E	L L
Voltage	V	aV	
Capacitance	С	aC	
Current		al	ר
Transistors/Area	d	d/a <sup>2</sup>	
Propagation time (~CV/I)	t	at	
Frequency (1/t)	f	f/a	
	+		-
Power (CV <sup>2</sup> f)	Р	a <sup>2</sup> P	
Power/area (Power density)	Pd	Pd	

Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions. Proc. of IEEE. Dennart et al. 1974.

• Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.

- Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.
- More transistors means better microarchitecture, which leads to better performance even under the same frequency.

- Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.
- More transistors means better microarchitecture, which leads to better performance even under the same frequency.
- Higher frequency means better performance even under the same microarchitecture.

- Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.
- More transistors means better microarchitecture, which leads to better performance even under the same frequency.
- Higher frequency means better performance even under the same microarchitecture.
- Overall, software gets a free ride: wait for the next generation of hardware and performance will naturally increase without consuming more power.

- Each new processor generation can have more transistors (Moore's Law), and will run at higher frequency but won't consume more power under the same area budget.
- More transistors means better microarchitecture, which leads to better performance even under the same frequency.
- Higher frequency means better performance even under the same microarchitecture.
- Overall, software gets a free ride: wait for the next generation of hardware and performance will naturally increase without consuming more power.


Moore's law gave us more transistors; Dennard scaling made them useful. Bob Colwell, DAC 2013, June 4, 2013

- What Happened?
  - Supply voltage  $V_{dd}$  stops scaling (Can't drop voltage below ~1 V)
  - Remember Power =  $CV^{2}f$


- What Happened?
  - Supply voltage  $V_{dd}$  stops scaling (Can't drop voltage below ~1 V)
  - Remember Power =  $CV^{2}f$
- Why?
  - There is a fundamental limit as to how much voltage we need to switch a transistor, called threshold voltage ( $V_{th}$ ).
  - V<sub>th</sub> stopped scaling because leakage power/reliability/variation becomes huge issues, and accordingly V<sub>dd</sub> stops scaling


#### • What Happened?


• Supply voltage  $V_{dd}$  stops scaling (Can't drop voltage below ~1 V)





- What Happened?
  - Supply voltage  $V_{dd}$  stops scaling (Can't drop voltage below ~1 V)
  - Remember Power =  $CV^{2}f$
- Why?
  - There is a fundamental limit as to how much voltage we need to switch a transistor, called threshold voltage ( $V_{th}$ ).
  - V<sub>th</sub> stopped scaling because leakage power/reliability/variation becomes huge issues, and accordingly V<sub>dd</sub> stops scaling
- The demise of Dennard Scaling means the power density (power consumption per unit area) will increase rather than staying stable.












#### **Dark Silicon**

n. [därk, sĭl'ĭ-kən, -kŏn']


More transistors on chip (due to Moore's Law), but a growing fraction cannot actually be used due to power limits (due to the end of Dennard Scaling).

• Initial response has been to lower frequency and increase cores / chip

• Initial response has been to lower frequency and increase cores / chip



- Initial response has been to lower frequency and increase cores / chip
- There is a limit to core scaling. Why?



#### 2007: A Revolutionary New Computer



**OPINION** 

# No Moore's Law for batteries


#### Fred Schlachter<sup>1</sup>


American Physical Society, Washington, DC 20045


The public has become accustomed to rapid progress in mobile phone technology, computers, and access to information; tablet computers, smart phones, and other powerful new devices are familiar to most people on the planet.

These developments are due in part to the ongoing exponential increase in computer processing power, doubling approximately every 2 years for the past several decades. This pattern is usually called Moore's Law and is named for Gordon Moore, a cofounder of Intel. The law is not a law like that for gravity; it is an empirical observation, which has become a self-fulfilling prophecy. Unfortunately, much of the public has come to expect that all technology does, will, or should follow such a law, which is not consistent with our everyday observations: For example, the maximum there is a Moore's Law for computer processors is that electrons are small and they do not take up space on a chip. Chip performance is limited by the lithography technology used to fabricate the chips; as lithography improves ever smaller features can be made on processors. Batteries are not like this. Ions, which transfer charge in batteries, are large, and they take up space, as do anodes, cathodes, and electrolytes. A D-cell battery stores more energy than an AA-cell. Potentials in a battery are dictated by the relevant chemical reactions, thus limiting eventual battery performance. Significant improvement in battery capacity can only be made by changing to a different chemistry.

Scientists and battery experts, who have been optimistic in the recent past about improving lithium-ion batteries and about de-

















General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead

General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead




IF: Instruction fetch
Ctrl: Other control logics
Pipe: Pipeline reg, bus, clock
D\$: Data cache
RF: Register file
ALU: Functional units

General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead



IF: Instruction fetch
Ctrl: Other control logics
Pipe: Pipeline reg, bus, clock
D\$: Data cache
RF: Register file
ALU: Functional units


General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead



#### **Pure Overhead**

IF: Instruction fetch
Ctrl: Other control logics
Pipe: Pipeline reg, bus, clock
D\$: Data cache
RF: Register file
ALU: Functional units

General-Purpose CPU = Instruction Delivery + Data Feeding + Execution + Control, where instruction delivery, data feeding & control are pure overhead




#### **Pure Overhead**

IF: Instruction fetch
Ctrl: Other control logics
Pipe: Pipeline reg, bus, clock
D\$: Data cache
RF: Register file
ALU: Functional units
Doing Actual Work

### **Computation vs. Data Movement**


Data movement energy >> computation energy



Challenges for future computing systems, Bill Dally, 2015

#### **Computation vs. Data Movement**

Data movement energy >> computation energy



Normalized Energy

# SIMD

- Single Instruction (operating on) Multiple Data
- Amortizing the cost of instruction delivery/ control across many execution units (even cores).
- Almost all modern ISAs provide such instructions:
  - x86: MMX/SSE/AVX

c0 c1 c2 c3

a3

Arm: Neon

Scalar Process


XXX

a1 a2

4 instructions 4 elements


b0 b1 b2 b3

a0





# Graphics Processing Units/GPUs (SIMT)

• Designed for graphics rendering, which is massively parallel.



#### **Execute shader**






Kayvon Fatahalian: 382N: Principles of Computer Architecture

Kayvon Fatahalian, 2008


#### **Two cores** (two fragments in parallel)

#### fragment 1 fragment 2 Fetch/ Fetch/ Decode Decode <diffuseShader>: <diffuseShader>: sample r0, v4, t0, s0 **ALU** ALU sample r0, v4, t0, s0 mul r3, v0, cb0[0] mul r3, v0, cb0[0] madd r3, v1, cb0[1], r3 madd r3, v1, cb0[1], r3 (Execute) (Execute) madd r3, v2, cb0[2], r3 madd r3, v2, cb0[2], r3 clmp r3, r3, l(0.0), l(1.0) clmp r3, r3, l(0.0), l(1.0) mul 00, r0, r3 mul 00, r0, r3 mul 01, r1, r3 Execution Execution mul 01, r1, r3 mul o2, r2, r3 mul o2, r2, r3 mov o3, l(1.0) Context Context mov o3, 1(1.0)

#### Four cores (four fragments in parallel)




#### Sixteen cores (sixteen fragments in parallel)




Kayvon Fatahaliane 382N: Principles of Computer Architecture


#### Instruction stream coherence



But... many fragments should be able to share an instruction stream!

<diffuseshader>:</diffuseshader>					
sample r0, v4, t0, s0					
mul	r3,	v0,	cb0[0	]	
madd	r3,	v1,	cb0[1	],	r3
madd	r3,	v2,	cb0[2	],	r3
clmp	r3,	r3,	1(0.0	),	1(1.0)
mul	00,	r0,	r3		
mul	01,	r1,	r3		
mul	02,	r2,	r3		
mov	ο3,	1(1	.0)		






Amortize cost/complexity of managing an instruction stream across many ALUs

#### SIMD processing

Kayvon Fatahalia

Kayvon Fatahalian, 2008


SIMD/vector instructions, each operates on a vector of 8 elements here.



Kayvon Fatahaliane 382N: Principles of Computer Architecture


Kayvon Fatahalian, 2008

#### 16 cores, each with 8 ALUs. Each core here runs the same program (fragment shader)




#### 16 cores, each with 8 ALUs. Cores here run different programs

(some are processing vertices, some are processing fragments)



55

#### Each Core Does Fine-Grained Multi-threading



# Nvidia Maxwell GPU (2014)

- Today: General Purpose GPU (GPGPU), used for any massive parallel applications:
  - Physics simulation
  - Deep learning
  - Computer vision



# Nvidia Maxwell GPU (2014)

• Today: General Purpose GPU (GPGPU), used for any massive parallel applications:

