Fast Intra-kernel Isolation and Security with IskiOS

Spyridoula Gravani
Mohammad Hedayati
{gravani,hedayatj}@cs.rochester.edu
University of Rochester

John Criswell
Michael L. Scott
{criswell,scott}@cs.rochester.edu
University of Rochester

ABSTRACT
The kernels of operating systems such as Windows, Linux, and MacOS are vulnerable to control-flow hijacking. Defenses exist, but many require efficient intra-address-space isolation. Execute-only memory, for example, requires read protection on code segments, and shadow stacks require protection from buffer overwrites. Intel’s Protection Keys for Userspace (PKU) could, in principle, provide the intra-kernel isolation needed by such defenses, but, when used as designed, it applies only to user-mode application code.

This paper presents an unconventional approach to memory protection, allowing PKU to be used within the operating system kernel on existing Intel hardware, replacing the traditional user/supervisor isolation mechanism and, simultaneously, enabling efficient intra-kernel isolation. We call the resulting mechanism Protection Keys for Kernelspace (PKK). To demonstrate its utility and efficiency, we present a system we call IskiOS: a Linux variant featuring execute-only memory (XOM) and the first-ever race-free shadow stacks for x86-64.

Experiments with the LMBench kernel microbenchmarks display a geometric mean overhead of about 11% for PKK and no additional overhead for XOM. IskiOS’s shadow stacks bring the total to 22%. For full applications, experiments with the system benchmarks of the Phoronix test suite display negligible overhead for PKK and XOM, and less than 5% geometric mean overhead for shadow stacks.

CCS CONCEPTS
- Security and privacy → Operating systems security.

KEYWORDS
security, operating systems, protection keys, intra-kernel isolation

ACM Reference Format:

1 INTRODUCTION
As the operating system (OS) kernel forms the foundation of the software stack, control-flow hijacking attacks [74] on the OS kernel jeopardize the security of the entire system. To safeguard system integrity, control-flow integrity (CFI) enforcement [22, 31, 56, 66] ensures that only paths in an authorized control-flow graph are followed during execution [1]. At the same time, leakage-resilient diversification [4, 6, 21, 32, 33, 71] undermines the attacker’s knowledge of the code layout in memory, making successful exploitation more difficult. Both techniques must efficiently isolate memory within the OS kernel. CFI must protect the integrity of return addresses on the stack [8, 10, 17, 30, 34]; diversification must prevent attackers from learning the layout of kernel code—e.g., by leveraging buffer overreads [78, 79].

Existing intra-kernel isolation mechanisms generally rely on software fault isolation (SFI) [76, 86], adding bounds checks to memory writes [22] and reads [71] to prevent unauthorized access to sensitive data. As the overhead of such checks is proportional to the number of protected regions, SFI-based approaches often group all sensitive information together—typically at the upper end of the virtual address space—so only one bound must be checked [22, 71]. Unfortunately, this grouping reduces design flexibility and diversification entropy. The most efficient SFI implementation on x86-64 [71] relies on Intel’s Memory Protection Extensions (MPX), a hardware feature that has recently been deprecated [44].

In this work, we introduce an alternative approach to intra-kernel memory isolation based on novel use of Intel’s Protection Keys for Userspace (PKU) [46]. PKU allows each page table entry (PTE) to specify one of 16 protection keys (PKEYs); at run time, unprivileged software can dynamically disable read access or both read & write access to pages on a PKEY-by-PKEY basis. However, as the name implies, PKU applies only to pages whose PTEs are marked as user space (i.e., accessible to application code).

We have developed a new user/kernel isolation mechanism, dubbed PKK (Protection Keys for Kernelspace), which uses PKU hardware to dynamically disable read and/or write access to pages while running in the OS kernel. Our PKK mechanism is both inexpensive and flexible, and supports both SMEP and SMAP (Supervisor-Mode Execution/Access Prevention [46]). Additionally, while it is fully compatible with Kernel Page Table Isolation (KPTI) [39], PKK does not require KPTI in order to function, allowing systems that do not need or do not want KPTI to avoid its overhead.1

To demonstrate the effectiveness of PKK, we developed IskiOS,2 a system that provides execute-only memory (XOM) for storing code and write-protected shadow stacks for the Linux kernel. Unlike previous approaches [71], IskiOS protects both the code and the

1 As part of its Trust Domain Extensions (TDX), Intel has recently announced that certain future processors will provide hardware support for Protection Keys in Supervisor mode (PKS). PKS machines will allow 16 protection keys to be used in supervisor mode in addition to the 16 in user mode. Our PKK mechanism provides PKS-like functionality on existing machines.

2 "IskiOS" means “shadow” in Greek.
shadow stacks efficiently, with no changes to virtual address space layout; IskiOS is thus compatible with existing kernel memory allocators and imposes no limits on the entropy of diversification strategies.

To protect the shadow stack, IskiOS incorporates a novel calling convention that is immune not only to control-flow hijacking attacks in the calling thread but also to attacks that leverage cross-thread races [12, 15]. Along with this calling convention, we introduce a pair of techniques to reduce the frequency of PKU domain switches. The first technique, dubbed shadow write optimization, avoids redundant writes of return addresses to the shadow stack. The second performs aggressive function inlining, avoiding calls to many smaller functions altogether.

Our contributions can be summarized as follows:

- We demonstrate that Intel PKU can be used to enable efficient user/kernel isolation, to widen the set of protection modes for kernel memory, and to change protections cheaply at fine temporal granularity.
- We describe a system, IskiOS, that leverages the resulting PKK mechanism to provide execute-only memory (XOM) and protected shadow stacks within the Linux kernel, with arbitrary address space layout. To the best of our knowledge, ours is the first write-protected, race-free shadow stack for the x86-64.
- We describe a shadow write optimization which, together with aggressive inlining, serves to significantly reduce the remaining overheads of PKK-based shadow stacks.
- Using the LMBench microbenchmark suite [63], we demonstrate a geometric mean overhead, relative to standard Linux, of approximately 11% for PKK and XOM. Adding our protected shadow stacks brings the total to roughly 22%.
- Using workloads drawn from performance regression testing of the mainline Linux kernel [59], we confirm that overheads are substantially lower for full-size programs: the average overhead of PKK and XOM becomes negligible, and protected shadow stacks add less than 5% geometric overhead.

Source code for IskiOS is available at https://github.com/URSec/iskios.

2 BACKGROUND

2.1 User/Kernel Isolation on x86

For efficiency, Linux has traditionally mapped kernel code, data, and loadable modules into the address space of every running process. This convention allows system calls, traps, and interrupts to vector into the kernel without flushing entries from the TLB. It also allows the kernel to easily access the active process’s user-level memory.

To support this address space sharing, the x86 includes a User/Supervisor (U/S) flag in every page table entry (PTE) [46]. Pages in the upper region of the address space, which map kernel code and data, are marked as supervisor-only: accessing such a page while running in user mode (Ring 3) results in a trap [46].

To mitigate Meltdown [60] attacks, some recent versions of Linux have employed separate page tables for user and supervisor code (i.e., KPTI [39]). The resulting security comes at a significant performance cost [7]; long-term solutions depend on hardware updates that restore the viability of user/kernel address space sharing.

2.2 Protection Keys for UserSpace

In its Skylake generation of processors, Intel introduced Protection Keys for UserSpace (PKU) [46]. A descendant of mechanisms dating back to the IBM 360 [42], PKU is unusual in that it applies only to user-mode pages and allows permissions to be changed by an unprivileged instruction. While PKU is intended mainly as a memory safety enhancement, researchers have used it [9, 40, 50, 83] to provide intra-process isolation for user-space applications.

PKU introduces a 32-bit register called pkru and instructions (rdpkru and wrpkru) to read and write it [46]. Four previously unused bits (bits 62:59) in each PTE are then used to associate the page with one of 16 possible protection domains. The pkru uses two bits per key—dubbed access disable (AD) and write disable (WD)—to encode access rights that are restricted in each domain. On any load or store to a user-space page, the processor checks permissions as usual and then drops all rights (if any) associated with the page’s protection key in the pkru of the currently executing hyperthread.

To date, intra-address-space isolation in the OS kernel has relied on SFI [76, 86], which adds instrumentation (e.g., bit-masking operations [22] or MPX bounds checks [26, 71]) before stores and/or loads. Enabling protection keys in the kernel would bring two key benefits that are difficult or impossible to attain with existing SFI-based approaches.

First, PKU provides more flexibility in address space layout. To improve performance, solutions using SFI [86] often place pages of the same protection domain in contiguous virtual addresses [11, 22, 26, 71]. This approach requires significant engineering effort (for memory allocators in particular [71]) and reduces the entropy of code-layout randomization schemes. By contrast, protection keys permit pages in different domains to be located anywhere within the virtual address space with no performance or entropy loss.

Second, PKU easily supports up to 16 protection domains [46]. By contrast, the complexity of bit-masking bounds checks increases with the number of protection domains [22], and Intel MPX [46] (which is now deprecated [44]) provides only four bounds registers. With PKU, a single wrpkru instruction can change the access rights of an arbitrary subset of the 16 protection domains.

3 PROTECTION KEYS FOR KERNELSPACE

Our goal is to enable what one might call Protection Keys for Kernelspace (PKK) while maintaining the traditional guarantees of user/kernel isolation. In a conventional system, however, kernel code and data are placed in pages for which the U/S flag is clear (indicating they can be accessed only in supervisor mode), and the hardware ignores the PKU bits when accessing such pages. Fortunately, we observe that we can use memory protection keys to subsume the functionality of the U/S bit, and then leave that bit set in the PTEs of both user and kernel pages.

There are only two things that the OS kernel can do that user code cannot: execute privileged instructions and access protected OS kernel memory. The execution of privileged instructions is controlled not by the U/S bit in PTEs but by the processor’s execution
mode (Ring 3 v. Ring 0) [46], which we do not change. The effect of the U/S bit on loads and stores can then be emulated by assigning user and supervisor pages to different protection domains, enabling and disabling access to these domains when crossing from user to kernel space or vice versa, and preventing changes to pkru from occurring at other times (see Section 3.1 below). As pkru permissions have no impact on instruction fetches, code running in user-mode can jump directly to code within the kernel’s code segment. However, such a jump into kernel code is harmless because the processor is still in user-mode (Ring 3): executing a privileged instruction causes a trap (because the execution mode is still unprivileged), and reading or writing kernel memory causes a trap (because access is locked out by the pkru). As now, the only way to enter the kernel is to use a system call, trap, or interrupt which will change the processor’s mode from user-mode to kernel-mode.

To implement PKK, IskiOS sets the U/S bit in every entry of every page table, with the exception of a few entries used to map trampoline pages that handle system calls and interrupts. This effectively marks all memory as user mode. IskiOS then reserves keys 0–7 for use as kernel protection keys. Every page of kernel memory will be assigned one of these eight keys; IskiOS disables both read and write access to pages with these keys when the system is operating in user mode and enables them (selectively, as dictated by the security policy) when executing kernel code.

Existing applications that make legitimate use of PKK can continue to obtain keys from the kernel through the pkey_alloc() [38] system call, which is modified to return an available key between 8 and 15. As applications may use PKEYs 8–15 to enforce their own security policies, IskiOS saves the value of the pkru on kernel entry and restores it on return to user space.

### 3.1 Controlling Use of wrpkrus

#### Listing 1: glibc Modification.

```c
1 /* Overwrite the PKRU register with VALUE */
2 static inline void pkey_write(unsigned int value)
3 {
4    __asm__ volatile(
5       "\n6       "lmask: \n\t"
7       "wrpkr
8       "cmp
9       "jne Lnask \n\t"
10   );
```

Since wrpkrus is not a privileged instruction [46], application code can modify the pkru at will. IskiOS must therefore prevent application code from enabling read or write access to kernel pages. To do so, IskiOS must address two challenges. First, it must allow applications to use the wrpkrus instruction to enforce their own security policies while preventing them from clearing the AD or WD bits for PKEYs 0–7. Second, given that (unprivileged) kernel instructions are now executable in user mode, IskiOS must prevent applications from compromising security by jumping to wrpkrus instructions in the kernel.

**Restricting Application wrpkrus** To address the first challenge, IskiOS borrows techniques from our earlier Hodor project [40]: IskiOS ensures that all application pages with execute permission have write permission disabled; when the kernel maps a page into the virtual address space of an application with execute permissions, it scans the page (including boundaries with the pages before and after it) for any byte sequence that might comprise a wrpkrus instruction. If it finds any, it places a debug watchpoint [46] on the address. If the address is ever used for an instruction fetch, the watchpoint generates a trap. IskiOS then inspects the value of the intended write to the pkru to ensure that the process is not modifying PKEYs 0–7 and, if it is, terminates the process. This convention allows applications to continue using PKEYs 8–15 without restriction. Programs that generate code dynamically can write code to a page and then use mprotect() to change the permissions from writable and non-executable to non-writable and executable; IskiOS will scan the page when changing the permissions.

#### Listing 2: Safe wrpkrus in Kernel.

```
1; wrpkrus instance in kernel code
2 wrpkrus
3
4; ensure execution is in kernel mode
5 movq %.cs, %rcx
6 testb $3, %cl
7 je Lskip
8 ltrap:
9 ud2
10
11 Lskip:
12; ensure expected permissions are set in pkru
13 cmpw $EXP_PERM, %rax
14 jne Ltrap
```

Our work on Hodor showed [40] that existing Linux applications almost never contain more than one or two wrpkrus instructions, confirming that the debug watchpoint approach is practical for existing applications. One might worry that as more applications come to use PKU, the four available watchpoint registers [46] might become a scarce resource. We observe, however, that applications making legitimate use of protection keys can be expected to rely on the routines provided in Linux’s C Standard Library (libc) to change the pkru. To avoid using debug watchpoints in the common case, IskiOS adds lines 4–5 and 7–8 in Listing 1 to the pkey_write library function in GNU’s glibc. These mask the lower 16 bits of the value written to the pkru register. With this change, glibc requires no watchpoint because it will always ensure that access to kernel pages is disabled.

**Protecting Kernel wrpkrus** The second challenge reflects the fact that wrpkrus instructions in the kernel typically will clear the AD and WD bits of kernel PKEYs. To prevent application code from using these instructions, IskiOS inserts a check after each wrpkrus in kernel code to ensure that the processor is currently running in Ring 0, as specified by the code segment register (cs)—see lines 5–7 in Listing 2. In addition, IskiOS ensures that the expected permissions have been set, thereby avoiding an attack in which overly generous permissions are placed in eax before jumping to a wrpkrus

---

*A signal could occur during pkey_write, but IskiOS disables access to PKEYs 0–7 before dispatching signal handlers and when resuming application execution after a signal handler returns.*
When SMEP is enabled, kernel-mode code cannot fetch instruction mitigations against Meltdown [60] guarantee that data will serve many purposes and appear in many parts of the OS kernel.

Unlike

code segment in user-space.

first time it traps when executing instructions within the kernel blacklist an application, regardless of installed signal handlers, the

and observing the side effects on processor and memory state. To prevent such attacks, IskiOS places all kernel and kernel module code pages in Execute Only Memory (XOM)—memory that can be executed but not read or written. The x86 architecture does not support XOM directly, but IskiOS implements it using PKK.

Specifically, IskiOS reserves one of the 8 OS kernel protection keys for the OS kernel code segment. It configures all page table entries for pages containing kernel code to use this key. It then sets the access disable (AD) bit in the pkru for this key, disabling read access to pages containing kernel code. Since protection keys affect only data accesses, instruction fetch and execution are permitted [46]. Unlike SFI-based implementations of XOM [6, 71], IskiOS can protect code pages at any virtual address, placing no restrictions on diversification: code pages and data pages can be interspersed and placed wherever desired in the virtual address space.

IskiOS also needs to protect phymap, the direct map of physical memory used in kernel space [47]. Phymap facilitates dynamic kernel memory allocation, but it also causes address aliasing—more than one virtual address mapping to the same physical address. To prevent buffer overreads from reading the kernel code segment through its mapping in phymap, IskiOS ensures that both mappings of the kernel code segment (including the one in phymap) use the same reserved kernel protection key.

4.3 Kernel Shadow Stack

Advanced code-reuse attacks commonly modify return addresses on the stack [37, 75]. A shadow stack protects against such attacks by keeping return addresses where they cannot easily be modified. While the location of the shadow stack could simply be obscured via

3Systems such as SecVisor [77] can prevent the loading of such malicious code if privileged user-space tools cannot be trusted.

4 ENHANCING SECURITY WITH PKK

We now describe our threat model, and how we use Intel PKU to (1) make kernel code unreadable (execute-only), thereby preventing buffer overreads [79] from revealing potential gadgets, and (2) provide the kernel with efficient, race-free shadow stacks.

4.1 Threat Model

We assume the attacker aims to execute a computation within the OS kernel with supervisor privileges. The kernel itself is non-malicious but may have exploitable memory safety errors such as buffer overflows [69] and dangling pointers [3]. Our attacker is an unprivileged user: they can execute arbitrary code in user space but cannot direct the OS kernel to load new kernel modules implementing malicious code.3 We assume the enforcement of the W’X [2, 46, 81] policy that prevents the attacker from injecting code directly into kernel memory. Finally, we assume that the hardware is correctly implemented and that side channels are out of scope.

4.2 Kernel XOM

Code reuse attacks (e.g., ROP [74]) utilize information on where and how code has been placed in memory. To thwart such attacks, code diversification schemes randomize the layout and location of code so that attackers cannot locate useful gadgets and functions using a priori knowledge [21, 49, 70]. Advanced code reuse attacks (e.g., JIT-ROP [78]) exploit buffer overread bugs [79] to inspect the code segment to locate reusable code. To prevent such attacks, IskiOS implements it using PKK.

Specifically, IskiOS reserves one of the 8 OS kernel protection keys for the OS kernel code segment. It configures all page table entries for pages containing kernel code to use this key. It then sets the access disable (AD) bit in the pkru for this key, disabling read access to pages containing kernel code. Since protection keys affect only data accesses, instruction fetch and execution are permitted [46]. Unlike SFI-based implementations of XOM [6, 71], IskiOS can protect code pages at any virtual address, placing no restrictions on diversification: code pages and data pages can be interspersed and placed wherever desired in the virtual address space.

IskiOS also needs to protect phymap, the direct map of physical memory used in kernel space [47]. Phymap facilitates dynamic kernel memory allocation, but it also causes address aliasing—more than one virtual address mapping to the same physical address. To prevent buffer overreads from reading the kernel code segment through its mapping in phymap, IskiOS ensures that both mappings of the kernel code segment (including the one in phymap) use the same reserved kernel protection key.

4.3 Kernel Shadow Stack

Advanced code-reuse attacks commonly modify return addresses on the stack [37, 75]. A shadow stack protects against such attacks by keeping return addresses where they cannot easily be modified. While the location of the shadow stack could simply be obscured via

3In a future system using PKK hardware, we would need similar checks to prevent the gadgetization of wptr instructions, which can be used to disable PKK altogether. Unlike wptr, which impacts only the protection keys and is therefore relatively rare, wptr serves many purposes and appears in many parts of the OS kernel.

5Skylake processors are susceptible to both Meltdown and Meltdown-PK attacks, with or without PKK.
randomization [52], such schemes have proven insufficient [17, 35, 91]. For real protection, we need the shadow stack to be inaccessible.

We also need it to be race free, with no timing windows during which a return address can be modified by an attacker on another core. Previous shadow stack implementations [9, 12, 13, 23, 25] have instrumented function prologues to copy the return address from the original stack to the shadow stack. Such designs leave the return address vulnerable to modification by another thread after the call instruction saves it but before the function prologue copies it. Several previous schemes [12, 13, 25] also exhibit races in function epilogues when they verify the validity of the return address (or copy it from the shadow stack back to the original stack) prior to executing a return instruction: the return address can be corrupted after it is validated (or copied from the shadow stack) but before the called function returns. While the windows of vulnerability in these schemes are small, real-world implementations such as Microsoft’s Return Flow Guard (RFG) [12] and Clang’s shadow stack for x86-64 [15] were removed quickly after their public release as the inherent races were shown to be exploitable.

IskiOS utilizes PKK, together with call-site modification, to provide what we believe to be the first write-protected, race-free shadow stack for the x86. To avoid the need for a separate stack pointer, we utilize a parallel shadow stack [23] design in which all shadow stack entries are located at a constant offset from their locations on the original stack. To protect the shadow stack from tampering, we dedicate one of the kernel protection keys to pages used for shadow stacks (and the pages that map to the same frames in physmap). During normal execution, write access to the shadow stack is disabled while read access remains enabled. When IskiOS needs to write a copy of the return address to the shadow stack, it temporarily enables write access to the shadow stack’s protection key (PKEY 2) in the pkru (this impacts only the current hardware thread), writes the return address to the shadow stack, and then revokes write access. Function return requires no changes to the pkru as the shadow stack is always readable.

To provide race-freedom, IskiOS modifies the default calling convention to pass the return address to each function in a register, rather than pushing it onto the stack. We modify the code generator to reserve %r10 for this purpose. When a caller wishes to make a function call, it first stores %r10 (which holds the address of the function to which the caller itself should return) to the shadow stack and then loads the return address for the callee into %r10. On function return, control is redirected to the address saved in %r10 via a jump-through-register instruction. We could also, of course, compare the main and shadow stack copies of the return address and raise an exception if they differ, but there seems to be no point: when running IskiOS, the main-stack return address is entirely unused, and attackers have no motivation to change it.

After each call, the compiler inserts code to load the return address from the shadow stack back into %r10. Since the shadow stack is readable, no wrpkr instruction is needed for this reload. By writing to the shadow stack only when making a nested call, IskiOS avoids the expense of a wrpkr instruction when a function calls no other function—i.e., when it is a dynamic leaf function. Furthermore, when a function makes more than one nested call, the expense is incurred only once—more on this in Section 5.1.

**Interrupt Handling** One limitation of our shadow stack design is that it does not leverage the hardware’s return address predictor, which is primed by call1 instructions and employed by ret. It is tempting to pursue a convention that points the stack pointer into the shadow stack and uses a real ret instruction. Unfortunately, such an approach is incompatible with the processor’s interrupt dispatch mechanism: a hardware interrupt that occurs when the stack pointer is pointing to the write-protected shadow stack will cause the kernel to crash when it attempts to save the processor state on what the kernel thinks is the kernel stack before executing the interrupt handler.

For two reasons, IskiOS must save and restore the pkru on the shadow stack during system call, trap, and interrupt dispatch. First, application code can change that register [46], so IskiOS must preserve the value needed in user code. Second, interrupts can occur while an OS kernel function has enabled write access to the shadow stack; IskiOS must disable write access to the shadow stack prior to executing the interrupt handler and restore the pkru when returning from the interrupt.

## 5 PERFORMANCE OPTIMIZATIONS

Hedayati et al. [40] report and our experiments confirm that the cost of executing a wrpkr instruction is roughly 26 cycles. This can lead to overheads ranging from negligible to significant, depending on how protection keys are used. For example, enabling XOM requires a single pkru update to drop the access permissions for code—aft that, it’s free. Protected shadow stacks, on the other hand, require IskiOS to execute two wrpkr instructions every time it writes a return address to the shadow stack: one to enable access and one to disable it again, for a cost of about 52 additional cycles in each dynamic call. To avoid this cost whenever possible, we explore two optimizations to our shadow stack.

### 5.1 Shadow Write Optimization

We observe that IskiOS can avoid writing the return value to the shadow stack if the desired value is already there. In particular, if a function calls 20 other functions, it only has to save its return address when it makes the first of these calls—the rest will be wrpkr-free. Likewise, if a recursive function has been optimized using tail-call optimization, its caller will use a jmp instruction instead of a call1. In this case, the return address has already been pushed to the shadow stack; there is no need to write it again.

To leverage this observation, we designed the Shadow Write Optimization (SWO). With SWO, IskiOS adds code to every callsite that first checks whether the word in the shadow stack to which the return address will be written already contains the return address. If it does, the word is not written a second time. Experiments in Section 7 confirm that the reduction in dynamic executions of wrpkr leads to a dramatic overall improvement in performance.

### 5.2 Aggressive Inlining

A more obvious optimization opportunity is to minimize the number of function calls, which in turn eliminates the need to save the return address on the shadow stack. To achieve this, we aggressively increased the inlining threshold option to the compiler until we saw no additional performance improvement. Experiments in
Section 7 confirms that aggressive inlining almost always leads to better performance at the cost of increased code size.

6 IMPLEMENTATION

We implemented IskiOS as a set of patches to the Linux v5.7 kernel and the Clang/LLVM [55] 10.0.0 compiler.

6.1 Kernel Modifications

In our IskiOS prototype, we did not implement the debug watch-point arming described in Section 3.1. We did, however, use Hodor’s code scanner [40] to confirm the absence of \textit{wrpkru} instructions in the binaries used in Section 7.2. We also did not implement the changes to phsysmap described in Sections 4.2 and 4.3, but we do not expect these to impact performance. Finally, we carefully considered the PKU vulnerabilities described by Connor et al. [16]. We concluded that, while the design of IskiOS is resistant to these attacks, our prototype implementation would require additional engineering to resist certain attacks on memory permissions (e.g., using \texttt{process_vm_readv()} to read data from a process’s own address space, ignoring the PKU permissions). Fixing the IskiOS prototype to make it complete (and therefore resistant to these attacks) requires that we add simple checks to the relevant memory-related system calls. The changes are straightforward, and we expect their performance impact to be negligible. We built IskiOS as three separate patches to the Linux kernel, adding support for protection keys, execute-only memory, and shadow stacks, respectively. We describe each patch below.

\textit{IskiOS-PKK}. This patch enables PKU for all of virtual memory. We mark all pages as user mode by setting the U/S bit in every PTE. Since our design associates PKEYs \(0–7\) with kernel space and PKEYs \(8–15\) with user space, we change the default protection key for user pages from \(0\) to \(8\). By default, the kernel can access only pages with PKEY \(0\) (and PKEYs \(8–15\) when it wants to access user memory); user processes can access only pages with PKEY \(8\).

We also modified Linux to save and restore the pkru on kernel entry and exit. As an optimization, we arranged for interrupt dispatch code to elide the \textit{wrpkru} instruction if the pkru already holds the correct value; this improves performance if a trap or interrupt occurs while the OS kernel is running. We disable this optimization in the shadow stack patch, as IskiOS must change pkru on every interrupt, trap, and system call.

\textit{IskiOS-XOM}. This patch changes the 4-bit protection key in every PTE that maps a kernel code page to the value \(1\). Read and write access to pages with PKEY \(1\) is already disabled in the pkru.

\textit{IskiOS-SS}. This patch (1) doubles (from 16 to 32 KB) the size of every stack in the kernel (i.e., every per-thread stack, per-cpu interrupt stack, etc.) and uses the upper half as a shadow stack, with write access disabled using PKK; (2) modifies kernel entry/exit code to save/restore the pkru register to/from the shadow stack, and (3) updates assembly code to conform to the new calling convention (Sec. 4.3). After updating the standard \texttt{CALL\_NOSPEC} macro, we had to manually modify fewer than 100 additional call sites.

6.2 Compiler Instrumentation

We implemented two separate plugins to the LLVM 10.0.0 compiler [55] to implement our prototype. Both extend the LLVM code generator with \textit{MachineFunction} passes: one adds control-flow assertions on indirect branches and return instructions to enable SMEP functionality; the other implements shadow stacks.

6.2.1 SMEP Implementation. As suggested in Section 3.2, Listing 3 shows instrumentation inserted before each indirect branch. Assuming that \%TargetReg contains the target address, the plugin prepends the indirect call or \texttt{jmp} (line 11) with a \texttt{bt} (line 10) instruction that stores the most significant bit of the target address in the CF flag of the status register. A \texttt{jb} (line 5) instruction continues regular execution if the address was in kernel space; otherwise, an undefined instruction \texttt{ud2/0x0f0b} (line 8) will raise an invalid opcode exception, and the kernel will crash.

Our SMEP plugin also instruments function epilogues to ensure that functions do not return to user space. As Listing 4 shows, the plugin loads the target address to \%r10 (line 2), performs the same test as before (lines 3–9), adjusts the \%rsp (line 15) to emulate a function return, and replaces the \texttt{ret} instruction with a \texttt{jmp} through \%r10 (line 18).

6.2.2 Shadow Stack Implementation. Our second compiler plugin transforms every callsite to save the return address on the shadow stack and every function epilogue to use the return value on the shadow stack as Section 4.3 describes. To support our new calling convention, we modified the compiler to reserve register \%r10.

\begin{verbatim}
Listing 3: SMEP: Indirect Branch Instrumentation.
1 ; check most significant bit of target address
2 bt $63, %TargetReg
3 ; if address is in kernel space, skip exception
4 jb L1
5 ; raise exception
6 ud2
7 L1:
8 ; indirect call/jmp +%TargetReg

Listing 4: SMEP: Epilogue Instrumentation.
1 ; load the return address to %r10
2 movq [%rsp], %r10
3 ; check most significant bit of target address
4 bt $63, %r10
5 ; if address is in kernel space, skip exception
6 jb L1
7 ; raise exception
8 ud2
9 L1:
10 ; adjust %rsp
11 addq 0x8, %rsp
12 jmpq +%r10
13 return
14
\end{verbatim}
Listing 5: Shadow Stack Callsite Instrumentation.

```
| 1 | ; skip shadow write if address already present |
| 2 | cmp %r10, [%rsp+4+PGSIZE] |
| 3 | je Lcall |
| 4 | ; spill %rax, %rcx, %rdx |
| 5 | ; flip shadow stack pkr u bit to enable write access |
| 6 | xor rcx, rcx |
| 7 | rdpkru |
| 8 | xorl 0x8, %eax |
| 9 | wrpkru |
| 10 | ; ensure execution is in kernel mode |
| 11 | movq %cs, %rcx |
| 12 | testb $3, %cl |
| 13 | je Lskip1 |
| 14 | Ltrap1: |
| 15 | ud2 |
| 16 | Lskip1: |
| 17 | ; ensure access to xom has not been enabled |
| 18 | cmpb 0xc, %ax |
| 19 | jne Ltrap1 |
| 20 | ; copy ret. addr. to shadow stack |
| 21 | movq %r10, [%rsp+4+PGSIZE] |
| 22 | ; flip shadow stack pkr u bit to disable write acces |
| 23 | xorl 0x8, %eax |
| 24 | wrpkru |
| 25 | ; ensure execution is in kernel mode |
| 26 | movq %cs, %rcx |
| 27 | testb $3, %cl |
| 28 | je Lskip2 |
| 29 | Ltrap2: |
| 30 | ud2 |
| 31 | Lskip2: |
| 32 | ; ensure access to xom has not been enabled |
| 33 | cmpb 0xc, %ax |
| 34 | jne Ltrap2 |
| 35 | ; restore spilled regs |
| 36 | Lcall: |
| 37 | leaq Lret(%rip), %r10 |
| 38 | ; actual callsite |
| 39 | callq *%rbx |
| 40 | Lret: |
| 41 | ; restore old ret. addr. to %r10 |
| 42 | movq [%rsp+4+PGSIZE], %r10 |
```

Listing 6: Shadow Stack Epilogue Instrumentation.

```
| 1 | ; adjust %rsp |
| 2 | addq 0x8, %rsp |
| 3 | ; return |
| 4 | jmpa *%r10 |
```

Listing 5 shows IskiOS’s callsite instrumentation with and without SWO. When the shadow-write optimization is disabled, our compiler pass enables access to the shadow stack at each callsite by using wrpkru to clear the write-disable (WD) bit for PKEY 3 (lines 8–11). It then copies the return address of the currently executing function to the shadow stack (line 26) and executes another wrpkru (line 30) to disable write access again. Note that since rdpkru and wrpkru force us to zero %ecx and %edx, the compiler must spill (line 5) and restore (line 44) these registers. Before the call instruction (line 51), our compiler loads the callee’s return address into %r10 (line 48). (The return address saved to the stack by the call instruction is never used.) After the call site, the compiler restores the return address in %r10 from the shadow stack (line 55). When SWO is enabled, the compiler adds a simple check (lines 2–3) which ensures that the return address is pushed onto the shadow stack only if the value already there differs.

Listing 6 shows IskiOS’s instrumentation of function epilogues. The epilogue code adjusts the stack pointer (line 2) to discard the return address on the main stack and performs an indirect jump to the address in %r10 (line 5).

7 EVALUATION

We evaluated the performance overhead that IskiOS incurs for its PKK-based user/kernel isolation mechanism, execute-only memory, and protected shadow stacks. We also evaluated the shadow-write and inlining optimizations described in Section 5. Finally, we evaluated the impact of IskiOS on the size of the kernel code segment. We report numbers for the following configurations:

- **vanilla**: Unmodified Linux kernel v5.7
- **pkk**: IskiOS kernel with protection keys for kernel space
- **pkk+xom**: IskiOS with PKK and execute-only memory
- **pkk+ss**: IskiOS with PKK and unoptimized shadow stacks
- **pkk+ss-swo**: IskiOS with PKK, shadow stacks, and the shadow-write optimization (SWO)
- **pkk+ss-swo-inline**: IskiOS with PKK, shadow stacks with SWO, and an increased inlining threshold
- **pkk+xom+ss-swo-inline**: IskiOS with PKK, XOM, shadow stacks with SWO, and an increased inlining threshold

In all the above configurations, we disabled Kernel Address Space Layout Randomization (KASLR) [27], Kernel Page Table Isolation (KPTI) [39], and hardware SMAP and SMEP. We used the LMBench suite [63] for microbenchmarking and the Phoronix Test Suite (PTS) [64] to measure the performance impact on real-world applications. We performed our experiments on a Fedora 32 system equipped with two 3.00 GHz Intel Xeon Silver 4114 (Skylake) CPUs (2×10 cores, 40 total threads), 16 GB of RAM and a 1 TB Seagate 7200 RPM disk. For all our tests, we loaded the intel_pstate performance scaling driver into the kernel to prevent the processor from reducing frequency (for power saving) during our experiments. For the networking experiments, we ran client and server processes on the same machine. We used the default settings for all benchmarks.

7.1 Microbenchmarks

We used LMBench [63] v3.0-a9 to measure the latency and bandwidth overheads imposed by IskiOS on basic kernel operations. In particular, our set of microbenchmarks measures the latency of critical I/O system calls (open() / close(), read() / write(), select(), fstat(), stat(), mmap() / munmap()), execution mode switches (null system call), and inter-process context switches. We
also measured the impact on process creation followed by `exit()`, `execve()`, and `/bin/sh`, as well as the latency of signal installation (via `sigaction()`) and delivery, protection faults, and page faults. Finally, we measured the latency overhead on pipe and socket I/O (TCP, UDP, and Unix domain sockets) and the bandwidth degradation on pipes, sockets, and file and memory-mapped I/O. We report the arithmetic mean of 10 runs for each microbenchmark.

7.1.1 IskiOS’s Performance. Figures 1 and 2 present our results for latency and bandwidth microbenchmarks, respectively (absolute performance numbers and standard deviations appear in Tables 4 and 5 in Appendix A). First we discuss IskiOS’s effect on the latency of basic kernel operations. Figure 1a shows that baseline support for PKK incurs low overhead for most microbenchmarks relative to vanilla Linux: roughly 11% geometric mean and a maximum of ~25% for the write system call. PKK incurs higher overheads on lightweight system call tests. For example, the null test calls `getppid()`, a system call that does minimal work inside the kernel, in a loop to estimate the round-trip latency of entering and exiting the kernel. The read test reads a single byte from `/dev/zero`, and the write test writes one byte to `/dev/null`, estimating a lower bound on the latency of any user/kernel interaction. PKK adds less than ten instructions to the OS kernel entry/exit path and two instructions for every indirect branch in kernel code. As expected, the marginal impact on kernel operations (except for extremely small services as described above) is negligible.

IskiOS’s XOM incurs virtually no overhead (when accounting for standard error) compared to PKK, and an average (geometric) of ~12% for latency microbenchmarks compared to vanilla Linux. The `pkk+ss-swo-inline` kernel (fully optimized shadow stack, with SWO and aggressive inlining) incurs ~21% overhead compared to vanilla and 10% compared to PKK. Finally, the `pkk+xom+ss-swo-inline` kernel, with both XOM and a fully-optimized shadow stack, incurs ~22% overhead compared to vanilla Linux.

Figure 2a shows the effect of IskiOS on the bandwidth of various inter-process communication mechanisms. IskiOS imposes the most overhead—roughly 16% over vanilla—when moving data over a TCP/IP socket with both XOM and a fully-optimized shadow stack enabled. The complexity of the underlying TCP/IP protocol combined with the speed of network communication to localhost explains this result: TCP performs congestion, flow, and transmission-error control, and the network stack performs many function calls both within and between layers. These calls increase the number of instructions executed (including the relatively expensive `wrpkru`) when the shadow stack is enabled, and there is no latency from a real network to hide the additional overhead.

7.1.2 PKK Overhead Breakdown. To assess the contribution to PKK overhead of our software-based SMEP support, we disabled the LLVM SMEP pass and reevaluated PKK’s performance on the LMBench microbenchmarks. Due to space, we summarize the results; Appendix A contains full details for interested readers. Our results show that our SMEP instrumentation causes most of PKK’s overhead: disabling SMEP reduces the geometric mean PKK overhead from 11% to 5% on the LMBench latency benchmarks and from 2% to 1% on the LMBench bandwidth benchmarks. We believe this overhead is due to the extra instructions added to every indirect branch and the loss of utilizing the processor’s return predictor.

7.1.3 Shadow Stack Optimizations. Figures 1b and 2b assess the importance of our shadow-write and inlining optimizations for the IskiOS shadow stack. The unoptimized shadow stack implementation (`pkk+ss`) adds an `rdpkru` and two `wrpkru` instructions to every call site in a function, incurring a maximum overhead of nearly 520% for the `select`@`tcp` latency microbenchmark. Across all latency microbenchmarks, the unoptimized shadow stack incurs a geometric mean overhead of ~217% compared to our baseline. These results are consistent with the recent work of Burow et. al [9], who evaluate various ISA features, including Intel PKU, for protecting a user-space shadow stack. In particular, Burow et. al report a maximum overhead of ~420% on the SPEC CPU2006 [41] benchmark suite when using Intel PKU to write-protect the shadow stack.

When shadow-write optimization (SWO) is enabled, however, (i.e., in the `pkk+ss-swo` kernel), overheads decrease dramatically, to a maximum of ~97% and a geometric mean of ~37%. When both SWO and the inlining optimization are enabled (pkk+ss-swo-inline), the overheads drop to a maximum of ~43% and a geometric mean of ~21%. While differences in control flow and instruction mix make it difficult to directly compare user and kernel workloads, our results nonetheless demonstrate the viability of PKU for intra-address-space isolation, even for mechanisms like shadow stacks, which require frequent domain switching. In particular, it should be possible to significantly improve the performance of user-space shadow stacks [9] using SWO and (perhaps) more aggressive inlining.

7.2 Macrobenchmarks

To assess the overhead of IskiOS on real-world programs, we used the Phoronix Test Suite [64] v9.8.0 (Nesodden). Phoronix is an open-source automated benchmarking suite with over 450 different test profiles grouped into categories such as disk, network, processor, graphics, and system.

We chose the set of tests used to track the performance of the mainline Linux kernel [59]. We omitted stress tests, which resemble the LMBench microbenchmarks of Section 7.1.1. Our chosen tests cover (a) web servers (Apache and NGINX); (b) the build toolchains for Apache (Build Apache) and PHP 7 (Build PHP); (c) encryption software (`Crypsetup-sha215`, `Crypsetup-whirlpool`, and `OpenSSL`); (d) the PHP interpreter (`PHPBench`) and LuaJIT compiler (LuaJIT); (e) the PostgreSQL object-relational database search (`PGBench`) and a protein sequence database searched via Hidden Markov Models (HMMer); (f) web and mail server workloads (`Ebizzy` and `PostMark`); (g) filesystem and disk I/O workloads (`FS-Mark` and `CompileBench`); (h) video encoding (`BZIP2` and `SVT-HEVC`); (i) audio encoding (`FLAC` and `MP3`); (j) file compression (`Parallel BZIP2`); (k) game engines for chess (`Crafty` and `Stockfish`) and Connect-4 (`Hourstones`); (l) computation-heavy prime number generation (`Primesieve`), Poisson equation solving (`Himeno`), and matrix multiplication (`PolyBench-C`); (m) system boot-up performance (`System Kernel`); (n) 3D computer graphics raytracing (`C-Ray`) and rendering (`TTSIOD 3D Renderer`); and (o) version control (`Git`).

Phoronix keeps running a benchmark until the relative standard deviation (RSD) falls below a specific threshold (3.5% by default) or a maximum number of runs (15 in our experiments) is exhausted. Table 1 presents IskiOS’s overhead on each benchmark. The second column shows the metric used by each benchmark and the result
Figure 1: Evaluation of IskiOS's performance on latency microbenchmarks of the LMBench suite.

Figure 2: Evaluation of IskiOS's performance on bandwidth microbenchmarks of the LMBench suite. The error bars represent the normalized standard deviation (SD) of 10 runs for each benchmark.
The final row shows the geometric mean, across all applications, of each configuration over the baseline kernel. We examined the percentage overhead of each configuration over the baseline kernel.
Table 3: IskiOS Code Size Overheads

<table>
<thead>
<tr>
<th>Kernel</th>
<th>Code Size</th>
<th>Overhead</th>
</tr>
</thead>
<tbody>
<tr>
<td>vanilla</td>
<td>28.02 MB</td>
<td>7.82%</td>
</tr>
<tr>
<td>pkk</td>
<td>30.2 MB</td>
<td>7.82%</td>
</tr>
<tr>
<td>pkk+xom</td>
<td>30.2 MB</td>
<td>7.82%</td>
</tr>
<tr>
<td>pkk+ss</td>
<td>71.5 MB</td>
<td>155.27%</td>
</tr>
<tr>
<td>pkk+ss-swo</td>
<td>73.75 MB</td>
<td>163.30%</td>
</tr>
<tr>
<td>pkk+xom+ss</td>
<td>155.7 MB</td>
<td>384.47%</td>
</tr>
<tr>
<td>pkk+xom+ss-swo</td>
<td>71.5 MB</td>
<td>155.27%</td>
</tr>
<tr>
<td>pkk+xom+ss-swo-inline</td>
<td>73.75 MB</td>
<td>163.30%</td>
</tr>
<tr>
<td>pkk+xom+ss-swo-inline</td>
<td>155.7 MB</td>
<td>384.47%</td>
</tr>
</tbody>
</table>

that modern desktop and server machines come with 8 GB or more of physical memory.

8 RELATED WORK
We discuss three areas of related work: intra-address-space memory isolation, execute-only memory defenses, and methods to protect the integrity of return addresses.

8.1 Intra-address-space Isolation
Address-based Isolation Several research efforts [11, 22, 62, 71, 89] employ software fault isolation (SFI) [76, 86] to protect sensitive data from untrusted code. Typically, these approaches add a run-time check on each memory access to ensure that the target address is not within the protected region. Additionally, they enforce some form of control-flow integrity (CFI) [1] to ensure that the SFI instrumentation is not bypassed. As the protection overhead is proportional to the complexity of the code performing the checks, solutions using SFI typically 1) protect only a single memory region, and 2) place pages belonging to the same protection domain contiguously within the virtual address space [11, 22, 71, 89]. Unfortunately, this approach restricts the number of protected domains and requires significant engineering effort (memory allocator modifications in particular [71]). In contrast, our PKK supports up to 8 distinct protection domains and permits pages in different domains to be located anywhere within the virtual address space without incurring additional performance loss.

Domain-based Isolation Other approaches [36, 40, 67, 80, 83, 87, 88] use hardware isolation primitives to create protection domains in which various executable components are granted asymmetric access to sensitive data in memory. Hodor [40], ERIM [83], and MonGuard [87] use PKU to provide efficient intra-process isolation for user-space programs. Like IskiOS, these systems use memory protection keys. However, IskiOS provides intra-kernel isolation and, consequently, solves several challenges such as retrofitting PKU for protecting kernel memory while maintaining SMAP and SIMEP. Sung et al. [80] leverage Intel PKU to provide intra-address-space isolation for the RustyHermit [54] unikernel. A RustyHermit [54] unikernel instance consists of a single application, statically linked against a minimal library OS written in Rust [54]; application and kernel share the same user address space (i.e., pages with U/S bit set), and they both execute in kernel mode. Sung et al.’s [80] proposed mechanism places the application in a different protection domain from the kernel, and it isolates unsafe Rust code blocks that handle low-level hardware operations from the rest of the kernel. As all code uses user-space memory pages, the use of Intel PKU is straightforward. Since the goal is to increase fault tolerance within a single domain of trust, Sung et al. [80] do not prevent reconfiguration of the pkr register. Even if they did, their system would not need to differentiate between wrpkr instructions in user and kernel space. In contrast, IskiOS retrofits Linux’s existing user/kernel isolation mechanism to use protection keys. In doing so, IskiOS takes additional measures to ensure that user-space application code cannot misuse the wrpkr instruction to break IskiOS’s isolation mechanism. UnderBridge [36], developed concurrently to our work, restructures microkernel OSes by moving user-space system servers to kernel space; it uses PKU in conjunction with...
Kernel Page Table Isolation (KPTI) [39] to isolate system servers running in kernel mode. While compatible with KPTI, our PKK mechanism does not require it, and therefore PKK does not incur KPTI’s additional overhead [7].

Other x86 hardware primitives can be used for intra-address-space isolation. Several works [40, 51, 61, 65, 67, 72] use Intel’s VMFUNC [46] to switch between preset Extended Page Tables (EPTs) that correspond to different protection domains. Among them, SkyBridge [65] uses VMFUNC to improve the latency of IPCs in a microkernel setting. LVDs [67] use VMFUNC to isolate device drivers from the core Linux kernel, and xMP [72] uses the same mechanism to protect sensitive user and kernel data from data-only attacks. VMFUNC requires that these systems execute under a hypervisor, which incurs non-trivial virtualization overheads on normal execution. Conversely, IskiOS uses no hypervisor, keeping its overheads during normal execution low. Additionally, as VMFUNC is 3–5x slower than wrprkru [40, 83, 88], its use for defenses requiring frequent domain switching (e.g., shadow stacks) is prohibitive [83, 88].

SEIMI [88] uses SMAP [46] to protect sensitive data in user-space programs. It enables SMAP and maps all pages with the supervisor bit except for those that store sensitive user data. SEIMI then executes all (trusted and untrusted) user code in privileged mode and allows trusted components to temporarilydisable SMAP to access the protected memory. To prevent user code from executing privileged instructions, SEIMI places the system under the control of a hypervisor and forces all privileged instructions to cause a VM exit. Both IskiOS and SEIMI make unconventional use of x86 hardware to efficiently isolate memory. Unlike SEIMI, IskiOS does not require a hypervisor to protect its isolation mechanism and security defenses. In addition, SEIMI’s use of SMAP no longer protects the kernel from inadvertently accessing user memory. In contrast, IskiOS’s PKK mechanism still allows user programs to use PKU (though it does halve the number of user-level keys available).

8.2 eXecute-Only Memory
Defenses in user space prevent code pages from being read [4, 6, 21, 33, 53] and use code-pointer hiding techniques [6, 21] to protect against indirect memory disclosure attacks. Inspired by their user-space counterparts, recent approaches in the OS kernel [32, 71] combine execute-only memory with kernel diversification to prevent gadgets from being leaked. KHid [32] uses a hypervisor to prevent read accesses to kernel code. IskiOS does not require more privileged software for its execution, keeping its trusted computing base small and avoiding unnecessary virtualization overheads. kR^X [71] instruments all read instructions with run-time checks to ensure that they never read the code segment. In its fully-optimized software-based implementation, kR^X performs roughly the same as IskiOS; however, kR^X must place all code in a contiguous region, weakening diversification schemes such as KASLR [27]. To make up for the entropy loss, kR^X re-arranges code in the protected region using function permutation and basic block reordering [71]. In contrast, IskiOS does not break the memory layout, provides more flexibility (i.e., supports more than one protected area in memory), and preserves the protection guarantees of existing randomization schemes. A faster implementation of kR^X exists but relies on Intel MPX which is now deprecated [44].

8.3 Return Address Protection
Stack canaries [20, 28, 85] and systems that encrypt return addresses [19, 43, 57, 68, 71, 82] can detect return address corruption on the stack but are susceptible to memory disclosure [19], brute-force [57], signing-key forgery [90], and substitution attacks [43, 57]. LLVM Safestack [14] stores return addresses on a second separate stack which it stores in a randomized location. Other defenses create a separate (shadow) stack in memory and, on each function call, store a copy of the return address to the shadow stack [9, 13, 23, 84]. Shadow stacks may or may not be write-protected. Systems deploying the latter (e.g., Shadesmar [9]) place the shadow stack at a random location in memory like the LLVM Safestack [14]. While these solutions make attacks more difficult—the base address needs to be guessed correctly and, in the case of shadow stacks, two return addresses must be corrupted in memory—they are still susceptible to information leaks and memory corruption attacks [9, 14, 29, 91].

Write-protected shadow stacks (e.g., Read-Only RAD [13]), if implemented correctly to be thread-safe, offer the strongest protection for return addresses. Prior works [9, 88] examine the performance overheads of various hardware mechanisms to preserve the integrity of a user-space shadow stack. Burrow et al. [9] report a 12.12% geometric overhead over the SPEC CPU2006 [41] benchmark suite when using Intel MPX [46] and a 61.18% geometric overhead when using Intel PKU. Wang et al. [88] report a 14.57% geometric overhead over the same set of benchmarks for the MPX-based implementation of a shadow stack, and a 21.08% geometric overhead for the PKU-based shadow stack. Unfortunately, Intel MPX is deprecated and will be unavailable in future processors [44]. SEIMI’s SMAP-based solution incurs 12.49% geometric overhead but, as noted above, requires hardware virtualization, adding significant overheads to the entire system—68.37% and 33.56% geometric overhead on process- and filesystem-related kernel operations, respectively; it also no longer supports SMAP’s original purpose. In contrast, IskiOS uses hardware that is available in all processors following the Intel Skylake generation, does not require any virtualization support, keeps the overheads of kernel operations low, maintains half of the protection keys for userspace protection, and incurs only 22% geometric overhead on the LMBench latency microbenchmarks while providing robust race-free protection to kernel shadow stacks.

Microsoft’s Hardware-enforced Stack Protection (HASP) [73] is the first security mechanism to use the long-awaited Intel Control-Flow Enforcement Technology (CET) for return addresses. On each function call, CET stores the return address on both the program stack and a hardware-enforced read-only shadow stack. On return, it compares the two addresses and raises an exception in case of a mismatch. Unfortunately, at the time of this writing, CET is available only on certain Tiger Lake mobile and embedded processors.

9 DISCUSSION AND FUTURE WORK
Side Channels As Section 3.4 discusses, PKK introduces a side channel through which user code may infer locations in the kernel code segment. An alternative design for PKK would be to only set the U/S bit on kernel data pages and let kernel code reside in supervisor-mode pages. Such a design would offer equivalent security guarantees and would avoid the additional overheads of
our SMEE instrumentation, but it would not support kernel XOM. Note that enabling shadow stack support in our current prototype narrows the window of side channel vulnerability by introducing vetted \texttt{wrprku} instructions at each function call site.

**Intel PKS** When available, we could leverage Intel’s supervisor protection keys [46] and eliminate the need for SMEE emulation. Such a system would still require additional code after \texttt{wrmsr} instructions to prevent code reuse attacks from disabling protection (as IskiOS does for \texttt{wrprku} instructions). Our shadow stack optimizations should be compatible with PKS.

**Register Allocation** Given better integration with local register allocation, IskiOS could often avoid spilling the three registers used to instrument call sites. Inter-procedural register allocation could similarly avoid spilling the return address to the shadow stack in many cases, further reducing the frequency of \texttt{wrprku} instructions.

**Fine-grained Intra-kernel Isolation** Additional future work might use PKK to protect sensitive kernel data regions—e.g., process control blocks (PCBs), credential structures, and interrupt vector tables—against unauthorized accesses. We also hope to investigate the use of PKK to better isolate kernel components. Previous work in this area [24] relies on expensive serializing instructions and can only protect data integrity; PKK offers a potentially faster mechanism that can ensure both integrity and confidentiality.

10 CONCLUSIONS

IskiOS is, to the best of our knowledge, the first system to implement race-free write-protected shadow stacks and flexible (non-entropy-compromising) execute-only memory for the OS kernel. Shadow stacks protect return addresses from corruption, and execute-only memory enables state-of-the-art leakage-resilient diversification schemes by hiding code from buffer overflow attacks. Unlike previous work, IskiOS imposes no restrictions on virtual address space layout, allowing the OS to place kernel stacks and code pages at arbitrary locations. IskiOS achieves these benefits through a novel use of Intel’s PKU for protection inside the OS kernel. Our “PKK”-based implementation of XOM (with software-emulated SMEE) incurs roughly 12% geometric overhead on the LMBench microbenchmarks, relative to the vanilla Linux kernel and virtually no performance overhead on most real-world applications (less than 16%, worst case, on the Phoronix programs used for Linux regression analysis). IskiOS’s protected shadow stacks incur about 22% geometric overhead on LMBench and less than 5% (geometric) across the chosen Phoronix applications (less than 39%, worst case).

ACKNOWLEDGMENTS

The authors thank the anonymous referees and our shepherd, Erik van der Kouwe, for their helpful feedback and suggestions. This work was supported in part by NSF grants CNS-1618213, CNS-190803, and CNS-1955498, by a Google Faculty Research award, and by ONR Award N00014-17-1-2996.

REFERENCES


introduction-to-intel-memory-protection-extensions.html [Online; accessed 10-November-2020]


A DETAILS OF LMBENCH EXPERIMENTS

This appendix includes detailed results from our experiments for interested readers.

Tables 4 and 5 show results for our LMBench experiments. In each, the second column shows the arithmetic mean and standard deviation (SD) for ten runs of each latency and bandwidth microbenchmark on the unmodified Linux kernel (i.e., our baseline). Similarly, columns 3–6 show the arithmetic mean and standard deviation, as well as the percentage overhead, of each configuration over the baseline kernel. The last row of the tables shows the geometric mean (in reported metric \((\prod_i(1 + \text{overhead})^{1/n} - 1) \times 100\)) overhead across latency and bandwidth microbenchmarks, respectively, for each IskiOS configuration.

Figure 3: Breakdown of PKK overhead (over vanilla Linux) on LMBench bandwidth microbenchmarks. Columns labeled as `pkk nosmep` represent IskiOS’s PKK implementation with the SLEP LLVM pass disabled.
Table 4: IskiOS run-time overhead (% over vanilla Linux) on latency microbenchmarks of the LMBench suite.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>vanilla</th>
<th>pkk</th>
<th>pkk×xom</th>
<th>pkk×ss-sswo-inline</th>
<th>pkk×ss-sswo-inline</th>
</tr>
</thead>
<tbody>
<tr>
<td>syscall()</td>
<td>0.24 ± 0.00 µs</td>
<td>0.29 ± 0.00</td>
<td>0.29 ± 0.00</td>
<td>20.88%</td>
<td>24.05%</td>
</tr>
<tr>
<td>open()/close()</td>
<td>1.30 ± 0.00 µs</td>
<td>1.48 ± 0.00</td>
<td>1.48 ± 0.00</td>
<td>14.12%</td>
<td>14.40%</td>
</tr>
<tr>
<td>read()</td>
<td>0.29 ± 0.00 µs</td>
<td>0.35 ± 0.00</td>
<td>0.35 ± 0.00</td>
<td>20.80%</td>
<td>19.80%</td>
</tr>
<tr>
<td>write()</td>
<td>0.27 ± 0.00 µs</td>
<td>0.33 ± 0.00</td>
<td>0.32 ± 0.00</td>
<td>24.66%</td>
<td>19.84%</td>
</tr>
<tr>
<td>select(10 fds)</td>
<td>0.39 ± 0.00 µs</td>
<td>0.46 ± 0.00</td>
<td>0.47 ± 0.00</td>
<td>17.26%</td>
<td>20.15%</td>
</tr>
<tr>
<td>select(100 TCP fds)</td>
<td>3.34 ± 0.04 µs</td>
<td>3.65 ± 0.04</td>
<td>3.72 ± 0.15</td>
<td>9.12%</td>
<td>11.21%</td>
</tr>
<tr>
<td>select(200 fds)</td>
<td>3.07 ± 0.11 µs</td>
<td>3.16 ± 0.00</td>
<td>3.17 ± 0.00</td>
<td>2.97%</td>
<td>3.36%</td>
</tr>
<tr>
<td>stat()</td>
<td>0.65 ± 0.01 µs</td>
<td>0.78 ± 0.00</td>
<td>0.76 ± 0.00</td>
<td>20.11%</td>
<td>18.01%</td>
</tr>
<tr>
<td>fstat()</td>
<td>0.29 ± 0.00 µs</td>
<td>0.36 ± 0.00</td>
<td>0.36 ± 0.00</td>
<td>23.83%</td>
<td>23.41%</td>
</tr>
<tr>
<td>fcntl()</td>
<td>1.93 ± 0.03 µs</td>
<td>2.00 ± 0.03</td>
<td>2.05 ± 0.03</td>
<td>4.01%</td>
<td>6.37%</td>
</tr>
<tr>
<td>mmap()/munmap()</td>
<td>71.90 ± 0.88 µs</td>
<td>76.60 ± 1.17</td>
<td>76.20 ± 0.63</td>
<td>6.54%</td>
<td>5.98%</td>
</tr>
<tr>
<td>fork() + execv()</td>
<td>328.10 ± 12.70 µs</td>
<td>352.94 ± 5.62</td>
<td>355.22 ± 5.67</td>
<td>7.57%</td>
<td>8.27%</td>
</tr>
<tr>
<td>fork() + execv()</td>
<td>335.15 ± 4.63 µs</td>
<td>369.95 ± 5.40</td>
<td>363.33 ± 5.73</td>
<td>10.38%</td>
<td>8.41%</td>
</tr>
<tr>
<td>sigaction()</td>
<td>0.28 ± 0.00 µs</td>
<td>0.34 ± 0.00</td>
<td>0.36 ± 0.00</td>
<td>21.35%</td>
<td>27.11%</td>
</tr>
<tr>
<td>Signal Delivery</td>
<td>1.05 ± 0.00 µs</td>
<td>1.13 ± 0.01</td>
<td>1.15 ± 0.00</td>
<td>7.30%</td>
<td>8.81%</td>
</tr>
<tr>
<td>Protection Fault</td>
<td>0.71 ± 0.00 µs</td>
<td>0.76 ± 0.01</td>
<td>0.77 ± 0.01</td>
<td>6.48%</td>
<td>8.59%</td>
</tr>
<tr>
<td>Page Fault</td>
<td>0.22 ± 0.00 µs</td>
<td>0.24 ± 0.00</td>
<td>0.23 ± 0.00</td>
<td>6.01%</td>
<td>5.28%</td>
</tr>
<tr>
<td>Pipe I/O</td>
<td>6.76 ± 0.10 µs</td>
<td>6.96 ± 0.06</td>
<td>6.96 ± 0.09</td>
<td>2.92%</td>
<td>2.99%</td>
</tr>
<tr>
<td>Unix Socket I/O</td>
<td>6.56 ± 0.01 µs</td>
<td>7.42 ± 0.04</td>
<td>7.31 ± 0.04</td>
<td>13.14%</td>
<td>11.58%</td>
</tr>
<tr>
<td>TCP Socket I/O</td>
<td>13.08 ± 0.18 µs</td>
<td>14.02 ± 0.12</td>
<td>14.07 ± 0.05</td>
<td>7.16%</td>
<td>7.55%</td>
</tr>
<tr>
<td>UDP Socket I/O</td>
<td>10.39 ± 0.08 µs</td>
<td>11.25 ± 0.11</td>
<td>11.52 ± 0.12</td>
<td>8.29%</td>
<td>10.91%</td>
</tr>
<tr>
<td>Context switch</td>
<td>2.58 ± 0.06 µs</td>
<td>2.58 ± 0.04</td>
<td>2.57 ± 0.05</td>
<td>0.04%</td>
<td>-0.35%</td>
</tr>
<tr>
<td>Geometric Mean Overhead</td>
<td>11.18%</td>
<td>16.67%</td>
<td>21.01%</td>
<td>22.33%</td>
<td></td>
</tr>
</tbody>
</table>

Table 5: IskiOS run-time overhead (% over vanilla Linux) on bandwidth microbenchmarks of the LMBench suite.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>vanilla</th>
<th>pkk</th>
<th>pkk×xom</th>
<th>pkk×ss-sswo-inline</th>
<th>pkk×ss-sswo-inline</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipe I/O</td>
<td>2879.34 ± 99.88 MB/s</td>
<td>2760.65 ± 64.33</td>
<td>2819.08 ± 75.25</td>
<td>2.09%</td>
<td>2892.75 ± 55.22</td>
</tr>
<tr>
<td>Unix Socket I/O</td>
<td>5903.98 ± 109.51 MB/s</td>
<td>6145.74 ± 346.57</td>
<td>6323.30 ± 269.05</td>
<td>-7.10%</td>
<td>6518.00 ± 460.98</td>
</tr>
<tr>
<td>TCP Socket I/O</td>
<td>5033.57 ± 28.51 MB/s</td>
<td>4889.97 ± 44.86</td>
<td>4874.17 ± 58.14</td>
<td>3.17%</td>
<td>4379.98 ± 29.15</td>
</tr>
<tr>
<td>File I/O</td>
<td>8155.38 ± 32.2 MB/s</td>
<td>8704.69 ± 411.54</td>
<td>8287.26 ± 529.07</td>
<td>-6.73%</td>
<td>8247.62 ± 30.08</td>
</tr>
<tr>
<td>Mapped File I/O</td>
<td>18759.69 ± 115.36 MB/s</td>
<td>19761.46 ± 270.87</td>
<td>18532.37 ± 86.70</td>
<td>-5.28%</td>
<td>18739.26 ± 930.41</td>
</tr>
<tr>
<td>Geometric Mean Overhead</td>
<td>-1.93%</td>
<td>-5.17%</td>
<td>-0.05%</td>
<td>-4.98%</td>
<td></td>
</tr>
</tbody>
</table>

Figure 4: Breakdown of IskiOS’s P KK overhead (over vanilla Linux) on LMBench latency microbenchmarks. Columns labeled as pkk–nosmep represent IskiOS’s P KK implementation with the SMEP LLVM pass disabled.