CSC2/458 Parallel and Distributed Systems Automatic Parallelization in Hardware

Sreepathi Pai January 25, 2018

URCS

Superscalar and Out-of-order Execution

Superscalar and Out-of-order Execution

```
for(int i = 2; i * i <= num; i++) {
    if(num % i == 0) {
        is_prime = 0;
        divisor = i;
        break;
    }
}</pre>
```

Primes – Assembly

.L6:	movl jmp	\$2, -8(%rbp) .L3			
	movl cltd idivl movl	-4(%rbp), %eax -8(%rbp) %edx, %eax			
	testl jne movl movl jmp	%eax, %eax .L4 \$0, -16(%rbp) -8(%rbp), %eax %eax, -12(%rbp) .L5			
.L4: .L3:	addl	\$1, -8(%rbp)			
.L5:	movl imull cmpl jle	-8(%rbp), %eax -8(%rbp), %eax -4(%rbp), %eax .L6			
. 10 .	cmpl je	\$0, -16(%rbp) .L7			

Primes – Machine code

4006b0: 4006b7:	c7 eb		f8	02	00	00	00
4006b9:		45	fc				
4006bc:	99						
4006bd:	f7	7d	f8				
4006c0:	89	d0					
4006c2:	85	c0					
4006c4:	75	0f					
4006c6:	c7	45	fO	00	00	00	00
4006cd:	8b	45	f8				
4006d0:	89	45	f4				
4006d3:	eb	10					
4006d5:	83	45	f8	01			
4006d9:	8b	45	f8				
4006dc:	0f	af	45	f8			
4006e0:	Зb	45	fc				
4006e3:	7e	d4					
4006e5:	83	7d	fO	00			
4006e9:	74	16					

movl 0x2,-0x8(%rbp)4006d9 jmp -0x4(%rbp),%eaxmov cltd idivl -0x8(%rbp) %edx,%eax mov %eax,%eax test 4006d5 jne \$0x0,-0x10(%rbp) movl -0x8(%rbp),%eax mov %eax,-0xc(%rbp) mov 4006e5 jmp 0x1, -0x8(%rbp)addl -0x8(%rbp),%eax mov -0x8(%rbp),%eax imul -0x4(%rbp),%eax cmp 4006b9 jle \$0x0,-0x10(%rbp) cmpl 400701 je

objdump -d

4006b0:

c7 45 f8 02 00 00 00 eb 20 8b 45 fc 99 f7 7d f8 89 d0 85 c0 75 0f c7 45 f0 00 00 00 00 8b 45 f8 89 45 f4 eb 10 83 45 f8 01 8b 45 f8 0f af 45 f8 3b 45 fc 7e d4 83 7d f0 00 74 16

- Fetch instruction at Program Counter
- Decode fetched instruction
- Execute decoded instruction
 - Dispatch to functional units
 - Functional units include ALU, Floating Point, etc.
- Memory access for data loads/stores
- Writeback results of execution to registers

Assuming each task above takes 1 cycle, how many cycles will a non-memory instruction take?

See "animation" on board.

- What is latency of executing a single instruction?
- What is the latency of executing all instructions?
- What is the throughput of instruction execution once first instruction has finished executing?

1:	movl	-4(%rbp), %eax
2:	cltd	
3:	idivl	-8(%rbp)
4:	movl	%edx, %eax

- Instructions 1 and 3 are "variable" latency
 - May take more than once cycle to execute
- Instruction 2 takes one cycle and writes results to EAX, EDX
- How to pipeline instructions 2 and 4?

- Bubble
 - Don't issue the instruction
- Bypassing
 - Forward results to previous stages in pipeline

- When is pipelining useful?
- What characteristics should the pipeline stages have?
- How would you implement pipelines in software?

Superscalar and Out-of-order Execution

- Superscalar: ability to fetch, decode, execute and writeback more than one instruction at the same time
- Conceptually simple
 - More pipelines
 - More ALUs
- Central question: Which instructions should be executed together?
 - Which instructions allow parallel execution?

A dependence exists between two instructions if they both access the same register or memory location, and if one of the accesses is a write.

Types of Dependences

• True dependence (or Read after Write)

R1 = R2 + R3R4 = R1 + 1

• Anti-dependence (or Write after Read)

R1 = R2 + R3 R3 = R4 * R5

• Output-dependence (or Write after Write)

R1 = R2 + R3R1 = R4 * R5

Here Rx indicates a register.

- Fetch multiple instructions
- Decode multiple instructions
- Find instructions that are not dependent on earlier instructions
 - Earlier in program order
- Execute them
- Write back results


Instruction	Reads	Writes	
movl \$2, -8(%rbp)	%rbp	MEM	
jmp .L3	_	%eip	
.L6: movl -4(%rbp), %eax	%rbp, MEM	%eax	
cltd	%eax	%eax, %edx	
idivl -8(%rbp)	%rbp, MEM, %eax, %edx	%eax, %edx	
movl %edx, %eax	%edx	%eax	
testl %eax, %eax	%eax	%eflags	
jne .L4	-	%eip?	
movl \$0, -16(%rbp)	%rbp	MEM	

- Are there independent instructions?
 - Data dependence
- How to handle branches?
 - I.e. how to fetch "beyond" a branch?
 - Control dependence
- How to handle machine limitations?
 - E.g. 8 independent ADD instructions, but only 4 ALUs
 - "Structural Hazard"

How to implement out-of-order execution of tasks in software?

Dependence Graphs

- Node represents a task
- Edge represents dependence
 - Here, task B and C depend on task A
- Algorithm to execute
 - STEP 1: Find independent tasks (tasks with no incoming edges)
 - STEP 2: Execute these independent tasks
 - STEP 3: Remove edges from executed tasks, and repeat from STEP 1 until no tasks remain



Superscalar and Out-of-order Execution

- Unit of code
- Single entry and single exit

.L6:

```
movl -4(%rbp), %eax
cltd
idivl -8(%rbp)
movl %edx, %eax
testl %eax, %eax
jne .L4
```

- All instructions in basic block can be executed in parallel
 - if independent
- Only data dependences between instructions in the same basic block
- How big are most basic blocks?
- Alternatively, how often do branch instructions occur?

- Different types of branch instructions
 - Unconditional
 - Conditional
 - Returns
- Can we predict PC of instruction after branch?
 - Can immediately start executing instructions without waiting for branch

- All instructions dependent on predicted branch are speculative
- When branch is resolved:
 - if predication was correct: commit/writeback speculative instructions
 - if incorrect: throw away all speculative instructions

How do we do speculation in software?

```
for(i = 0; i < A; i++) {
   sum1 = sum1 + i;
}
for(i = 0; i < B; i++) {
   sum2 = sum2 + i;
}</pre>
```

For more on processor parallelization, take Advanced Computer Architecture.