


## CSC 252: Machine-Level Programming: Instruction Set Architectures

Registers, memory addressing modes,  
condition code, control flow

40

## This Module (~4 Lectures)



41

## This Week's Action Items

- Read Chapter 3
- Complete Quiz 4
- Start Assignment 2
  - Pre-Assignment Due Date: September 18 at 11:59 pm

42

## Recap of the Last Class

- IEEE floating point rounding
- Instruction Set Architecture
  - Overview and history
  - Registers, operands, and memory addressing modes
  - mov instruction

43

42

43

## Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

44

## Machine Instruction Example

\*dest = t;

movq %rax, (%rbx)

0x40059e: 48 89 03

- C Code
  - Store value `t` where designated by `dest`
- Assembly
  - Move 8-byte value to memory
    - Quad words in x86-64 parlance
  - Operands:
    - `t`: Register `%rax`
    - `dest`: Register `%rbx`
    - `*dest`: Memory  $M[\%rbx]$
- Object Code
  - 3-byte instruction
  - Stored at address `0x40059e`

45

## Instruction Operand Architectures

- Accumulator: a single architecturally visible register (historical), generalized to an implicit register operand
- Memory-to-Memory: all operands in memory
- Stack: all operations occur on the top of the stack
- Load-Store: all operations occur in registers; specific instructions to load from and store to memory and in to/out of registers

46


## x86-64 Integer Registers

|      |      |      |       |
|------|------|------|-------|
| %rax | %eax | %r8  | %r8d  |
| %rbx | %ebx | %r9  | %r9d  |
| %rcx | %ecx | %r10 | %r10d |
| %rdx | %edx | %r11 | %r11d |
| %rsi | %esi | %r12 | %r12d |
| %rdi | %edi | %r13 | %r13d |
| %rsp | %esp | %r14 | %r14d |
| %rbp | %ebp | %r15 | %r15d |

- Can reference low-order 4 bytes (also low-order 1 & 2 bytes)

47


## Some History: IA32 Registers



48

## Moving Data

- Moving Data**  
`movq Source, Dest:`
- Operand Types**
  - Immediate:** Constant integer data
    - Example: `$0x400, $-533`
    - Like C constant, but prefixed with '\$'
    - Encoded with 1, 2, or 4 bytes
  - Register:** One of 16 integer registers
    - Example: `%rax, %r13`
    - But `%rsp` reserved for special use
    - Others have special uses for particular instructions
  - Memory:** 8 consecutive bytes of memory at address given by register
    - Simplest example: `(%rax)`
    - Various other "address modes"



49

## movq Operand Combinations

|      | Source | Dest      | Src,Dest                              | C Analog                     |
|------|--------|-----------|---------------------------------------|------------------------------|
| movq | Imm    | { Reg Mem | movq \$0x4,%rax<br>movq \$-147,(%rax) | temp = 0x4;<br>*p = -147;    |
|      | Reg    | { Reg Mem | movq %rax,%rdx<br>movq %rax,(%rdx)    | temp2 = templ;<br>*p = temp; |
|      | Mem    | Reg       | movq (%rax),%rdx                      | temp = *p;                   |

*Cannot do memory-memory transfer with a single instruction*

50

## Simple Memory Addressing Modes

- Normal** (R) Mem[Reg[R]]  
  - Register R specifies memory address
  - Aha! Pointer dereferencing in C
- Displacement** D(R) Mem[Reg[R]+D]  
  - Register R specifies start of memory region
  - Constant displacement D specifies offset

`movq (%rcx),%rax`

`movq 8(%rbp),%rdx`

51

## Example of Simple Addressing Modes


```
void swap
    (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    movq    (%rdi), %rax
    movq    (%rsi), %rdx
    movq    %rdx, (%rdi)
    movq    %rax, (%rsi)
    ret
```

52

## Understanding Swap()

```
void swap
    (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```




| Register | Value |
|----------|-------|
| %rdi     | xp    |
| %rsi     | yp    |
| %rax     | t0    |
| %rdx     | t1    |

```
swap:
    movq    (%rdi), %rax # t0 = *xp
    movq    (%rsi), %rdx # t1 = *yp
    movq    %rdx, (%rdi) # *xp = t1
    movq    %rax, (%rsi) # *yp = t0
    ret
```

53

## Understanding Swap()

| Registers |       |
|-----------|-------|
| %rdi      | 0x120 |
| %rsi      | 0x100 |
| %rax      |       |
| %rdx      |       |




```
swap:
    movq    (%rdi), %rax # t0 = *xp
    movq    (%rsi), %rdx # t1 = *yp
    movq    %rdx, (%rdi) # *xp = t1
    movq    %rax, (%rsi) # *yp = t0
    ret
```

54

## Understanding Swap()


| Registers |       |
|-----------|-------|
| %rdi      | 0x120 |
| %rsi      | 0x100 |
| %rax      | 123   |
| %rdx      |       |



```
swap:
    movq    (%rdi), %rax # t0 = *xp
    movq    (%rsi), %rdx # t1 = *yp
    movq    %rdx, (%rdi) # *xp = t1
    movq    %rax, (%rsi) # *yp = t0
    ret
```

55


## Understanding Swap()



```
swap:  
    movq    (%rdi), %rax  # t0 = *xp  
    movq    (%rsi), %rdx  # t1 = *yp  
    movq    %rdx, (%rdi)  # *xp = t1  
    movq    %rax, (%rsi)  # *yp = t0  
ret
```

56


## Understanding Swap()



```
swap:  
    movq    (%rdi), %rax  # t0 = *xp  
    movq    (%rsi), %rdx  # t1 = *yp  
    movq    %rdx, (%rdi)  # *xp = t1  
    movq    %rax, (%rsi)  # *yp = t0  
ret
```

57

## Understanding Swap()



```
swap:  
    movq    (%rdi), %rax  # t0 = *xp  
    movq    (%rsi), %rdx  # t1 = *yp  
    movq    %rdx, (%rdi)  # *xp = t1  
    movq    %rax, (%rsi)  # *yp = t0  
ret
```

58

## Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
  - Register R specifies memory address
  - Aha! Pointer dereferencing in C  

```
movq (%rcx), %rax
```
- Displacement D(R) Mem[Reg[R]+D]
  - Register R specifies start of memory region
  - Constant displacement D specifies offset  

```
movq 8(%rbp), %rdx
```

59

## Complete Memory Addressing Modes

- Most General Form

- $D(Rb,Ri,S)$        $\text{Mem}[\text{Reg}[Rb]+S*\text{Reg}[Ri]+D]$
- D: Constant “displacement” 1, 2, or 4 bytes
  - Rb: Base register: Any of 16 integer registers
  - Ri: Index register: Any, except for %rsp
  - S: Scale: 1, 2, 4, or 8 (*why these numbers?*)

- Special Cases

- |           |   |
|-----------|---|
| (Rb,Ri)   | $\text{Mem}[\text{Reg}[Rb]+\text{Reg}[Ri]]$   |
| D(Rb,Ri)  | $\text{Mem}[\text{Reg}[Rb]+\text{Reg}[Ri]+D]$ |
| (Rb,Ri,S) | $\text{Mem}[\text{Reg}[Rb]+S*\text{Reg}[Ri]]$ |

60

## Address Computation Examples

|      |        |
|------|--------|
| %rdx | 0xf000 |
| %rcx | 0x100  |

| Expression      | Address Computation | Address |
|-----------------|---------------------|---------|
| $0x8(%rdx)$     | $0xf000 + 0x8$      | 0xf008  |
| $(%rdx,%rcx)$   | $0xf000 + 0x100$    | 0xf100  |
| $(%rdx,%rcx,4)$ | $0xf000 + 4*0x100$  | 0xf400  |
| $0x80(%rdx,2)$  | $2*0xf000 + 0x80$   | 0x1e080 |

61

## Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

62

## Address Computation Instruction

- **leaq Src, Dst**
  - Src is address mode expression
  - Set Dst to address denoted by expression
- Uses
  - Computing addresses without a memory reference
    - E.g., translation of  $p = \&x[i];$
  - Computing arithmetic expressions of the form  $x + k*y$ 
    - $k = 1, 2, 4, \text{ or } 8$
- Example

```
long m12(long x)
{
    return x*12;
}
```

Converted to ASM by compiler:

```
leaq (%rdi,%rdi,2), %rax # t <- x+x*2
salq $2, %rax           # return t<<2
```

63

## Some Arithmetic Operations

- Two Operand Instructions:

**Format**    **Computation**

|       |          |                    |
|-------|----------|--------------------|
| addq  | Src,Dest | Dest = Dest + Src  |
| subq  | Src,Dest | Dest = Dest - Src  |
| imulq | Src,Dest | Dest = Dest * Src  |
| salq  | Src,Dest | Dest = Dest << Src |
| sarq  | Src,Dest | Dest = Dest >> Src |
| shrq  | Src,Dest | Dest = Dest >> Src |
| xorq  | Src,Dest | Dest = Dest ^ Src  |
| andq  | Src,Dest | Dest = Dest & Src  |
| orq   | Src,Dest | Dest = Dest   Src  |

*Also called shlq*  
*Arithmetic*  
*Logical*

- Watch out for argument order!
- No distinction between signed and unsigned int (why?)

64

## Some Arithmetic Operations

- One Operand Instructions

|      |      |                 |
|------|------|-----------------|
| incq | Dest | Dest = Dest + 1 |
| decq | Dest | Dest = Dest - 1 |
| negq | Dest | Dest = - Dest   |
| notq | Dest | Dest = ~Dest    |

- See book for more instructions

65

## Break-Out Session

- What is the C equivalent of the following Intel assembly code?

```
movl (%edi), %eax  
movl (%ebx), %edx  
movl (%esi), %ecx  
movl %eax, (%ebx)  
movl %edx, (%esi)  
movl %ecx, (%edi)
```

66

## Arithmetic Expression Example

```
arith:  
    leaq    (%rdi,%rsi), %rax  
    addq    %rdx, %rax  
    leaq    (%rsi,%rsi,2), %rdx  
    salq    $4, %rdx  
    leaq    4(%rdi,%rdx), %rcx  
    imulq   %rcx, %rax  
    ret
```

```
long arith  
(long x, long y, long z)  
{  
    long t1 = x+y;  
    long t2 = z+t1;  
    long t3 = x+4;  
    long t4 = y * 48;  
    long t5 = t3 + t4;  
    long rval = t2 * t5;  
    return rval;  
}
```

### Interesting Instructions

- leaq**: address computation
- salq**: shift
- imulq**: multiplication
  - But, only used once

66

67

## Understanding Arithmetic Expression Example

```
long arith
(long x, long y, long z)
{
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
arith:
leaq (%rdi,%rsi), %rax # t1
addq %rdx, %rax # t2
leaq (%rsi,%rsi,2), %rdx
salq $4, %rdx # t4
leaq 4(%rdi,%rdx), %rcx # t5
imulq %rcx, %rax # rval
ret
```

| Register | Use(s)       |
|----------|--------------|
| %rdi     | Argument x   |
| %rsi     | Argument y   |
| %rdx     | Argument z   |
| %rax     | t1, t2, rval |
| %rdx     | t4           |
| %rcx     | t5           |

68

## Condition Codes and Control Flow

70

70

## CISC Properties

- Instruction can reference different operand types
  - Immediate, register, memory
- Arithmetic operations can read/write memory
- Memory reference can involve complex computation
  - $Rb + S^*Ri + D$
  - Useful for arithmetic expressions, too
- Instructions can have varying lengths
  - IA32 instructions can range from 1 to 15 bytes

69

69

## Today


- Control: Condition codes
- Conditional branches
- Loops
- Switch Statements

71

8

## Processor State (x86-64, Partial)

- Information about currently executing program
  - Temporary data (`%rax, ...`)
  - Location of runtime stack (`%rsp`)
  - Location of current code control point (`%rip, ...`)
  - Status of recent tests (CF, ZF, SF, OF)



72

## Condition Codes (Implicit Setting)

- Single bit registers
  - CF** Carry Flag (for unsigned)      **SF** Sign Flag (for signed)
  - ZF** Zero Flag                          **OF** Overflow Flag (for signed)
- Implicitly set (think of it as side effect) by arithmetic operations
  - Example: `addq Src,Dest ↔ t = a+b`
  - CF set** if carry out from most significant bit (unsigned overflow)
  - ZF set** if  $t == 0$
  - SF set** if  $t < 0$  (as signed)
  - OF set** if two's-complement (signed) overflow  
 $(a>0 \&& b>0 \&& t<0) \text{ || } (a<0 \&& b<0 \&& t>=0)$
- Not set by `leaq` instruction

73

## Condition Codes (Explicit Setting: Compare)

- Explicit Setting by Compare Instruction
  - cmpq Src2, Src1**
  - cmpq b, a** like computing  $a-b$  without setting destination
    - CF set** if carry out from most significant bit (used for unsigned comparisons)
    - ZF set** if  $a == b$
    - SF set** if  $(a-b) < 0$  (as signed)
    - OF set** if two's-complement (signed) overflow  
 $(a>0 \&& b<0 \&& (a-b)<0) \text{ || } (a<0 \&& b>0 \&& (a-b)>0)$

74

## Condition Codes (Explicit Setting: Test)

- Explicit Setting by Test instruction
  - testq Src2, Src1**
  - testq b, a** like computing  $a\&b$  without setting destination
    - Sets condition codes based on value of `Src1 & Src2`
    - Useful to have one of the operands be a mask
  - ZF set** when  $a\&b == 0$
  - SF set** when  $a\&b < 0$

75

## Reading Condition Codes

- SetX Instructions
  - Set low-order byte of destination to 0 or 1 based on combinations of condition codes
  - Does not alter remaining 7 bytes

| SetX  | Condition                            | Description               |
|-------|--------------------------------------|---------------------------|
| sete  | ZF                                   | Equal / Zero              |
| setne | $\sim ZF$                            | Not Equal / Not Zero      |
| sets  | SF                                   | Negative                  |
| setns | $\sim SF$                            | Nonnegative               |
| setg  | $\sim (SF \wedge OF) \wedge \sim ZF$ | Greater (Signed)          |
| setge | $\sim (SF \wedge OF)$                | Greater or Equal (Signed) |
| setl  | $(SF \wedge OF)$                     | Less (Signed)             |
| setle | $(SF \wedge OF) \mid ZF$             | Less or Equal (Signed)    |
| seta  | $\sim CF \& \sim ZF$                 | Above (unsigned)          |
| setb  | CF                                   | Below (unsigned)          |

76

## x86-64 Integer Registers

|      |      |      |       |
|------|------|------|-------|
| %rax | %al  | %r8  | %r8b  |
| %rbx | %bl  | %r9  | %r9b  |
| %rcx | %cl  | %r10 | %r10b |
| %rdx | %dl  | %r11 | %r11b |
| %rsi | %sil | %r12 | %r12b |
| %rdi | %dil | %r13 | %r13b |
| %rsp | %spl | %r14 | %r14b |
| %rbp | %bp1 | %r15 | %r15b |

- Can reference low-order byte

77

## Reading Condition Codes (Cont.)

- SetX Instructions:
  - Set single byte based on combination of condition codes
- One of addressable byte registers
  - Does not alter remaining bytes
  - Typically use movzbl to finish job
    - 32-bit instructions also set upper 32 bits to 0

```
int gt (long x, long y)
{
    return x > y;
}
```

| Register | Use(s)       |
|----------|--------------|
| %rdi     | Argument x   |
| %rsi     | Argument y   |
| %rax     | Return value |

```
cmpq %rsi, %rdi    # Compare x:y
setg %al            # Set when >
movzbl %al, %eax   # Zero rest of %rax
ret
```

78

## Today

- Control: Condition codes
- Conditional branches
- Loops
- Switch Statements

79

## Jumping

- jX Instructions
  - Jump to different part of code depending on condition codes

| jX  | Condition      | Description               |
|-----|----------------|---------------------------|
| jmp | 1              | Unconditional             |
| je  | ZF             | Equal / Zero              |
| jne | ~ZF            | Not Equal / Not Zero      |
| js  | SF             | Negative                  |
| jns | ~SF            | Nonnegative               |
| jg  | ~(SF^OF) & ~ZF | Greater (Signed)          |
| jge | ~(SF^OF)       | Greater or Equal (Signed) |
| jl  | (SF^OF)        | Less (Signed)             |
| jle | (SF^OF)   ZF   | Less or Equal (Signed)    |
| ja  | ~CF & ~ZF      | Above (unsigned)          |
| jb  | CF             | Below (unsigned)          |

80

## Conditional Branch Example (Old Style)

- Generation

```
shell> gcc -Og -S -fno-if-conversion
control.c

absdiff:
    cmpq    %rsi, %rdi  # x:y
    jle     .L4
    movq    %rdi, %rax
    subq    %rsi, %rax
    ret
.L4:   # x <= y
    movq    %rsi, %rax
    subq    %rdi, %rax
    ret
```

| Register | Use(s)       |
|----------|--------------|
| %rdi     | Argument x   |
| %rsi     | Argument y   |
| %rax     | Return value |

81