


Instruction Set Architecture

- Assembly Language View
 - Processor state
 - Registers, memory, ...
 - Instructions
 - `addl, movl, leal, ...`
 - How instructions are encoded as bytes
- Layer of Abstraction
 - Above: how to program machine
 - Processor executes instructions in a sequence
 - Below: what needs to be built
 - Use variety of tricks to make it run fast
 - E.g., execute multiple instructions simultaneously



9/28/2020

171

171

Basic Issues in Instruction Set Design

Goal: find a language that makes it easy to build both the hardware and the compiler while maximizing performance and minimizing cost

- What operations (and how many) should be provided
- How (and how many) operands are specified
- What data types and sizes
- How to encode these into consistent instruction formats

9/28/2020

172

172

Typical Operations

- Data movement
- Arithmetic
- Logical
- Shift
- Control (jump/branch)
- Subroutine linkage
- Interrupt
- Synchronization
- Multimedia

9/28/2020

173

173

Types of ISAs/instructions

- Stack architectures
 - All operations refer to operands on stack and implicitly operate on the top of stack
- Accumulator architectures
 - Implicitly access single register + other explicitly named operands
- General register architectures
 - Operands can be found in either registers or memory
- Load-store architectures
 - All operands found in registers; only load/store operations access memory

9/28/2020

174

174

Addressing Modes

- Register
- Immediate
- Register indirect
- Displacement
- Indexed
- Direct (or absolute)
- Memory indirect
- Auto-increment
- Scaled indexed

9/28/2020

175

175

Scaled Indexed Addressing Mode

- Most General Form

$$D(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri] + D]$$
 - D: Constant “displacement” 1, 2, or 4 bytes
 - Rb: Base register: Any of 8 integer registers
 - Ri: Index register: Any, except for `%esp`
 - S: Scale: 1, 2, 4, or 8
- Special Cases

(Rb, Ri)	$\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]]$
$D(Rb, Ri)$	$\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D]$
(Rb, Ri, S)	$\text{Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri]]$

9/28/2020

176

176

Instruction Format

- Can be
 - fixed length – simpler decoding
 - variable length – higher code density/smaller program
 - Large instruction word (encoding multiple instructions and dependences among those instructions)
- If we have many memory operands per instruction and many addressing modes, we need an address specifier per operand/result
- If we have a load-store architecture with 1 address per instruction and one or two addressing modes, we can encode the addressing mode in the opcode

9/28/2020

177

177

RISC Instruction Sets

- Reduced Instruction Set Computer
- Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)
- Fewer, simpler instructions
 - Might take more to get given task done
 - Can execute them with small and fast hardware
- Fixed length encoding
- Simple addressing formats (typically just base+displacement)
- Register-oriented instruction set
 - Many more (typically 32) registers
 - Use for arguments, return pointer, temporaries
- Only load and store instructions can access memory
- No Condition codes - test instructions return 0/1 in register
- Implementation artifacts exposed to machine-level programs

9/28/2020

178

178

Example: MIPS Registers

\$0	\$0	Constant 0	\$16	\$s0	
\$1	\$at	Reserved Temp.	\$17	\$s1	
\$2	\$v0		\$18	\$s2	
\$3	\$v1	Return Values	\$19	\$s3	
\$4	\$a0		\$20	\$s4	
\$5	\$a1		\$21	\$s5	
\$6	\$a2	Procedure arguments	\$22	\$s6	
\$7	\$a3		\$23	\$s7	
\$8	\$t0		\$24	\$t8	
\$9	\$t1		\$25	\$t9	
\$10	\$t2	Caller Save Temporaries: May be overwritten by called procedures	\$26	\$k0	
\$11	\$t3		\$27	\$k1	
\$12	\$t4		\$28	\$gp	Global Pointer
\$13	\$t5		\$29	\$sp	Stack Pointer
\$14	\$t6		\$30	\$s8	Caller Save Temp
\$15	\$t7		\$31	\$ra	Return Address

9/28/2020

179

MIPS Instruction Examples: Fixed-Length Encoding

Op	Ra	Rb	Rd	00000	Fn
----	----	----	----	-------	----

addu \$3,\$2,\$1 # Register add: \$3 = \$2+\$1

Op	Ra	Rb	Immediate
----	----	----	-----------

addu \$3,\$2, 3145 # Immediate add: \$3 = \$2+3145

sll \$3,\$2,2 # Shift left: \$3 = \$2 << 2

Op	Ra	Rb	Offset
----	----	----	--------

beq \$3,\$2,dest # Branch when \$3 = \$2

Op	Ra	Rb	Offset
----	----	----	--------

lw \$3,16(\$2) # Load Word: \$3 = M[\$2+16]

sw \$3,16(\$2) # Store Word: M[\$2+16] = \$3

9/28/2020

180

CISC Instruction Sets

- Complex Instruction Set Computer
- Dominant style through mid-80's
- Philosophy
 - Add instructions to perform "typical" programming tasks
- Variable length encodings
- Variable execution times
- Multiple formats for specifying operands
- Implementation artifacts hidden from machine-level programs
- Stack-oriented instruction set
 - Use stack to pass arguments, save program counter
 - Explicit push and pop instructions
- Any instruction can access memory
 - `addl %eax, 12(%ebx, %ecx, 4)`
 - requires memory read and write
 - Complex address calculation
- Condition codes
 - Set as side effect of arithmetic and logical instructions

9/28/2020


181

CISC vs. RISC


- Original Debate
 - Strong opinions!
 - CISC proponents---easy for compiler, fewer code bytes
 - RISC proponents---better for optimizing compilers, can make run fast with simple chip design
- Current Status
 - For desktop processors, choice of ISA not a technical issue
 - With enough hardware, can make anything run fast
 - Code compatibility more important
 - For embedded processors, RISC makes sense
 - Smaller, cheaper, less power

9/28/2020

182



183



184

x86-64 Linux Memory Layout not drawn to scale

00007FFFFFFF

- Stack
– Runtime stack (8MB limit)
– E. g., local variables
- Heap
– Dynamically allocated as needed
– When call `malloc()`, `calloc()`, `new()`
- Data
– Statically allocated data
– E.g., global vars, `static` vars, string constants
- Text / Shared Libraries
– Executable machine instructions
– Read-only

Hex Address → 400000
000000

185

Array Allocation

- Basic Principle
 $T \ A[L];$
 - Array of data type T and length L
 - Contiguously allocated region of $L * \text{sizeof}(T)$ bytes in memory

```
char string[12];  
int val[5];  
double a[3];  
char *p[3];
```

186


Array Access

- Basic Principle

$T \ A[L];$

- Array of data type T and length L

- Identifier A can be used as a pointer to array element 0: Type T^*




Reference	Type	Value
<code>val[4]</code>	<code>int</code>	3
<code>val</code>	<code>int *</code>	x
<code>val+1</code>	<code>int *</code>	$x+4$
<code>&val[2]</code>	<code>int *</code>	$x+8$
<code>val[5]</code>	<code>int</code>	??
<code>*(val+1)</code>	<code>int</code>	5
<code>val + i</code>	<code>int *</code>	$x+4i$

187

Array Example

```
#define ZLEN 5
typedef int zip_dig[ZLEN];


zip_dig cmu = { 1, 5, 2, 1, 3 };
zip_dig mit = { 0, 2, 1, 3, 9 };
zip_dig ucb = { 9, 4, 7, 2, 0 };
```



- Declaration “`zip_dig cmu`” equivalent to “`int cmu[5]`”
- Example arrays were allocated in successive 20 byte blocks
 - Not guaranteed to happen in general

188

Array Accessing Example



```
int get_digit
(zip_dig z, int digit)
{
    return z[digit];
}
```

IA32

```
# %rdi = z
# %rsi = digit
movl (%rdi,%rsi,4), %eax # z[digit]
```

- Register `%rdi` contains starting address of array
- Register `%rsi` contains array index
- Desired digit at $\%rdi + 4 * \%rsi$
- Use memory reference $(\%rdi, \%rsi, 4)$

189

Array Loop Example

```
void zincr(zip_dig z) {
    size_t i;
    for (i = 0; i < ZLEN; i++)
        z[i]++;
}
```

```
# %rdi = z
movl $0, %eax # i = 0
jmp .L3 # goto middle
.L4: # loop:
    addl $1, (%rdi,%rax,4) # z[i]++
    addq $1, %rax # i++
.L3: # middle
    cmpq $4, %rax # i:4
    jbe .L4 # if <=, goto loop
rep; ret
```

190

Memory Allocation Example

not drawn to scale


```
char big_array[1L<<24]; /* 16 MB */
char huge_array[1L<<31]; /* 2 GB */

int global = 0;

int useless() { return 0; }

int main ()
{
    void *p1, *p2, *p3, *p4;
    int local = 0;
    p1 = malloc(1L << 28); /* 256 MB */
    p2 = malloc(1L << 8); /* 256 B */
    p3 = malloc(1L << 32); /* 4 GB */
    p4 = malloc(1L << 8); /* 256 B */
    /* Some print statements ... */
}
```

Where does everything go?



191


x86-64 Example Addresses

not drawn to scale

address range $\sim 2^{47}$

```
local
p1
p3
p4
p2
big_array
huge_array
main()
useless()
```

```
0x00007ffe4d3be87c
0x00007f7262a1e010
0x00007f7162a1d010
0x000000008359d120
0x000000008359d010
0x0000000080601060
0x0000000000601060
0x000000000040060c
0x0000000000400590
```



192

Breakout

- Pointers in C

```
long i, *pi, **ppi;
```

```
i = 4; pi = &i; ppi = &pi;
```

Assume *i* is located at 0x8000; *pi* is located at 0x8008; and *ppi* is located at 0x8010

What value is contained in *a* for the following statements –

```
a = ppi+1;
```

```
a = &ppi;
```

```
a = **ppi;
```

```
a = *(pi+1);
```

```
a = *(*ppi+1);
```

193

193

Today

- Arrays
 - One-dimensional
 - Multi-dimensional (nested)
 - Multi-level
- Structures
 - Allocation
 - Access
 - Alignment
- Floating Point

194

Multidimensional (Nested) Arrays

- Declaration

$T \ A[R][C];$

- 2D array of data type T


- R rows, C columns

- Type T element requires K bytes

- Array Size

- $R * C * K$ bytes

`int A[R][C];`




$$\begin{bmatrix} A[0][0] & \dots & A[0][C-1] \\ \vdots & & \vdots \\ A[R-1][0] & \dots & A[R-1][C-1] \end{bmatrix}$$

195

Nested Array Example

```
#define PCOUNT 4
zip_dig pgh[PCOUNT] =
{{1, 5, 2, 0, 6},
 {1, 5, 2, 1, 3},
 {1, 5, 2, 1, 7},
 {1, 5, 2, 2, 1}};
```



- “zip_dig pgh[4]” equivalent to “int pgh[4][5]”

- Variable **pgh**: array of 4 elements, allocated contiguously

196

Nested Array Row Access


- Row Vectors

- $A[i]$ is array of C elements

- Each element of type T requires K bytes


- Starting address $A + i * (C * K)$

`int A[R][C];`



197

Nested Array Row Access Code



pgh

```
int *get_pgh_zip(int index)
{
    return pgh[index];
}
```

```
# %rdi = index
leaq (%rdi,%rdi,4),%rax # 5 * index
leaq pgh(,%rax,4),%rax # pgh + (20 * index)
```

- Row Vector

- **pgh[index]** is array of 5 int's

- Starting address **pgh+20*index**

- Machine Code

- Computes and returns address

- Compute as **pgh + 4*(index+4*index)**

198


Nested Array Element Access

- Array Elements

- $A[i][j]$ is element of type T , which requires K bytes


- Address $A + i * (C * K) + j * K = A + (i * C +$

$j) * K$
`int A[R][C];`



199

Nested Array Element Access Code



```
int get_pgh_digit
(int index, int dig)
{
    return pgh[index][dig];
}
```

```
leaq (%rdi,%rdi,4), %rax # 5*index
addl %rax, %rsi # 5*index+dig
movl pgh(,%rsi,4), %eax # M[pgh + 4*(5*index+dig)]
```

- Array Elements

- `pgh[index][dig]` is `int`

- Address: `pgh + 20*index + 4*dig`

- = `pgh + 4*(5*index + dig)`

200