### Overview of Logic Design

- Fundamental Hardware Requirements
  - Communication
  - How to get values from one place to another
  - Computation
- Storage
- Bits are Our Friends
  - Everything expressed in terms of values 0 and 1
  - Communication
    - · Low or high voltage on wire
  - Computation
    - · Compute Boolean functions
  - Storage
    - · Store bits of information


10/7/2020

30

30

32


## Arithmetic Logic Unit



- Combinational logic
  - · Continuously responding to inputs
- -Control signal selects function computed
  - Corresponding to 4 arithmetic/logical operations in Y86
- Also computes values for condition codes

10/7/2020

**Combinational Circuits** 



- · Acyclic Network of Logic Gates
  - Continously responds to changes on primary inputs
  - Primary outputs become (after some delay)
     Boolean functions of primary inputs


31


31

### Sequential Logic: Memory and Control

- · Sequential:
  - Output depends on the *current* input values and the *previous* sequence of input values.
  - Are Cyclic:
    - Output of a gate feeds its input at some future time.
  - Memory:
    - Remember results of previous operations
    - · Use them as inputs.
  - Example of use:
    - Build registers and memory units.

10/7/2020 33





Register Operation

State = x

Input = y

Output = x

Output continuously produces y after the rising edge unless you cut off power.


—Stores data bits


—For most of time acts as barrier between input and output


—As C rises, loads input

—So you'd better compute the input before the C signal rises if you want to store the input data to the register


35









Register File Read · Continuously read a register independent of the clock signal Read Reg ID Register Out MUX Register Register 3








Multi-Port Register File What if we want to read multiple registers at the same time? Read Reg ID Clock Register 0 Write Reg ID Register Out1 4:1 Decoder MUX Register Register 3 Read Reg ID 2 • This register file has 2 read ports and 1 write 4:1 port. How many ports do we actually need? MUX

43



### **Breakout**

 What does this circuit compute? How many 2input NAND gates will you need?




10/7/2020

46

# Ripple Carry and Lookahead Adders

Ripple Carry Adder



- Carry Lookahead Adder
  - Generate carries in parallel
  - Logarithmic versus linear time

10/7/2020


Aside: The number of inputs of a gate (fan-in) and the number of outputs of a

gate (fan-out) will affect the gate delay

Half and Full Adders

48 49

48



State Machine Example Comb. Logic Accumulator circuit Out -Load or accumulate Load Clock on each cycle  $x_0 + x_1$   $x_0 + x_1 + x_2$ X<sub>3</sub>+X<sub>4</sub> X<sub>3</sub>+X<sub>4</sub>+X<sub>5</sub> Out 51

50

### Hardware Components of a Computer **System**

- Processor
  - Datapath
  - Control
- Memory
- · Input and Output devices

PC register Cond. Code register Data memory

■ Register file

rises)


53

52

51

Sequential Architecture: Microarchitecture Overview Think of it as a state machine Combinational Every cycle, one instruction gets executed. At the end of the Data cycle, architecture states get modified. States (All updated as clock Register

52 53




#### Y86-64 Instructions


- Format
  - 1-10 bytes of information read from memory
    - Can determine instruction length from first byte
    - Not as many instruction types, and simpler encoding than with x86-64
  - Each accesses and modifies some part(s) of the program state

Y86-64 Instruction Set #1					
Byte	0 1 2 3 4 5 6 7 8 9				
halt	0 0				
nop	1 0				
cmovXX rA, rB	2 fn rA rB				
irmovq <b>V, rB</b>	3 0 F R V				
rmmovq rA, D(rB)	4 0 rA rB D				
mrmovq D(rB), rA	5 0 rA rB D				
OPq rA, rB	6 fn rA rB				
jxx <b>Dest</b>	7 fn Dest				
call <b>Dest</b>	8 0 Dest				
ret	9 0				
pushq rA	A 0 rA F				
popq rA	B 0 rA F				

55



56




### **Encoding Registers**


· Each register has 4-bit ID


		 	-
%rax	0	%r8	00
%rcx	1	%r9	9
%rdx	2	%r10	Α
%rbx	3	%r11	В
%rsp	4	%r12	С
%rbp	5	%r13	D
%rsi	6	%r14	Ε
%rdi	7	No Register	F


- Same encoding as in x86-64
- Register ID 15 (0xF) indicates "no register"
  - Will use this in our hardware design in multiple places





59















**Executing an ADD instruction** - How does the processor execute addg %rax, %rsi - The binary encoding is 60 06 **Function Code** 6 0 rA rB addq rA, rB Memory (Later...) newData What Logic? Clock → PC Select Reg 1 Data s0 6 Reg. ID s1 0 Read Reg. Register s2 0 Reg 2 Data File Read Reg. s3 6 ID 2 Enable Clock zso



**Executing an ADD instruction** - When the rising edge of the clock arrives, the RF/PC/Flags will be written. - So the following has to be ready: newData, nPC, which means Logic1, Logic2, Logic3, and Logic4 has to finish. addq rA, rB 6 0 rA rB Memory (Later...) newData Logic 1 Clock →PC Select Write Reg 1 Data oPC nPC s0 6 Reg. ID s1 0 Read Reg. Register Logic 3 s2 0 ID 1 Reg 2 Data File Read Rea Logic 4 s3 6 ID 2 Logic 2 Rising Enable Clock z s o

69

67

68

